{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T16:02:31Z","timestamp":1778169751970,"version":"3.51.4"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753258","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:40:00Z","timestamp":1480005600000},"page":"33-40","source":"Crossref","is-referenced-by-count":15,"title":["Scalable memory fabric for silicon interposer-based multi-core systems"],"prefix":"10.1109","author":[{"given":"Itir","family":"Akgun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia","family":"Zhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuangang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818951"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000115"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081428"},{"key":"ref14","first-page":"424","article-title":"Disintegrated Control for Energy-efficient and Het-erogeneous Memory Systems","author":"ham","year":"2013","journal-title":"Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2094114.2094126"},{"key":"ref16","first-page":"10","article-title":"Spark: cluster computing with working sets","volume":"10","author":"zaharia","year":"2010","journal-title":"Proceedings of the 2nd USENIX Conference on Hot Topics in Cloud Computing"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750415"},{"key":"ref18","first-page":"145","article-title":"Memory-centric system interconnect design with Hybrid Memory Cubes","author":"kim","year":"2013","journal-title":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref19","first-page":"484","article-title":"Multi-gpu system design with memory networks","year":"2014","journal-title":"Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchi-tecture"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"ref4","year":"0","journal-title":"AMD Radeon&#x2122; R9 Series Graphics Cards with High-Bandwidth Memory"},{"key":"ref27","year":"0","journal-title":"Redis Benchmark"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.133"},{"key":"ref6","year":"0","journal-title":"NVLink Pascal and Stacked Memory Feeding the Appetite for Big Data"},{"key":"ref29","year":"0","journal-title":"Spark 1 4 1"},{"key":"ref5","article-title":"AMD's next Generation GPU and Memory Architecture","author":"macri","year":"2015","journal-title":"Hot Chips"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136497"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/b11167-15"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref1","article-title":"Hbm: Memory solution for bandwidth-hungry processors","volume":"26","author":"kim","year":"2014","journal-title":"Hot Chips"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783732"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.14778\/2536222.2536233"},{"key":"ref21","article-title":"Through Silicon Via (TSV) Product Technology","author":"huemoeller","year":"2012","journal-title":"Technical Report Presented to IMAPS North Carolina Chapter"},{"key":"ref24","first-page":"177","article-title":"Managing wire scaling: a circuit perspective","author":"ho","year":"2003","journal-title":"Interconnect Technology Conference 2003 Proceedings of the IEEE 2003 International"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1327452.1327492"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835958"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2150982"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","location":"Scottsdale, AZ, USA","start":{"date-parts":[[2016,10,2]]},"end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753258.pdf?arnumber=7753258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,23]],"date-time":"2016-12-23T21:34:58Z","timestamp":1482528898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753258","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}