{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:55:53Z","timestamp":1729637753060,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753269","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:40:00Z","timestamp":1480023600000},"page":"117-124","source":"Crossref","is-referenced-by-count":3,"title":["Data placement across the cache hierarchy: Minimizing data movement with reuse-aware placement"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Sembrant","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Hagersten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Black-Schaffer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/2370816.2370860","article-title":"Intro-ducing Hierarchy-awareness in Replacement and Bypass Algorithms for Last-level Caches","author":"chaudhuri","year":"2012","journal-title":"Proc International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501190"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 Simulator","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref14","article-title":"CACTI 6.0: A Tool to Model Large Caches","author":"muralimanohar","year":"2009","journal-title":"Hewlett Packard Labs Tech Rep"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"journal-title":"SPECjbb2005","year":"0","key":"ref17"},{"journal-title":"Transaction Processing Performance Council","year":"0","key":"ref18"},{"key":"ref19","first-page":"81","article-title":"Bypass and insertion algorithms for exclusive last-level caches","author":"gaur","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485969"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540735"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1145\/2508148.2485967","article-title":"The Locality-aware Adaptive Cache Co-herence Protocol","author":"kurian","year":"2013","journal-title":"Proc International Symposium on Computer Architecture (ISCA)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337196"},{"key":"ref5","article-title":"Non-Inclusion Property in multi-level Caches Revisited","volume":"14","author":"zahran","year":"2007","journal-title":"International Journal of Computers and Their Applications Special Issue on Techniques and Architectures for High Performance and Energy Efficient Computing Systems"},{"key":"ref8","article-title":"Race to Exascale: Opportunities and Challenges","author":"sodani","year":"2011","journal-title":"MICRO 2011 Keynote"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370862"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.16"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.42"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264213"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753269.pdf?arnumber=7753269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T23:21:08Z","timestamp":1568589668000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753269","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}