{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:36:54Z","timestamp":1725701814257},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753283","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:40:00Z","timestamp":1480023600000},"page":"217-224","source":"Crossref","is-referenced-by-count":3,"title":["Understanding and alleviating intra-die and intra-DIMM parameter variation in the memory system"],"prefix":"10.1109","author":[{"given":"Meysam","family":"Taassori","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Shafiee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"477","DOI":"10.7873\/DATE.2015.0969","article-title":"Exploiting DRAM Restore Time Variations in Deep Sub-Micron Scaling","author":"xianwei zhang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref38","article-title":"Characterizing and mitigating the impact of pro-cess variations on phase change based memory systems","author":"zhang","year":"2009","journal-title":"Proceedings of MICRO"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref30","article-title":"The Future of Memory Technology","author":"pawlowski","year":"2014","journal-title":"keynote at The Memory Forum"},{"journal-title":"Xilinx","article-title":"Virtex-7 FPGA VC-707 Evaluation Kit","year":"0","key":"ref37"},{"journal-title":"Memory Overclocking","year":"0","author":"torres","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"key":"ref10","article-title":"USIMM: the Utah SImulated Memory Module","author":"chatterjee","year":"2012","journal-title":"Tech Rep"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669141"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771809"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187503"},{"journal-title":"A Basic Guide to Overclocking and System Building","year":"0","author":"garbella","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"journal-title":"IESD79–4 JEDEC Standard DDR4 SDRAM","year":"2012","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1145\/1555754.1555758","article-title":"Architeeting Phase Change Memory as a Scalable DRAM Alternative","author":"lee","year":"2009","journal-title":"Proceedings of ISCA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"journal-title":"A Newbie's Guide to Overclocking Memory","year":"0","author":"nelson","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref6","article-title":"Method and Apparatus for Measuring Statistics of DRAM Parameters with Minimum Perturbation to Cell Layout and Environment","author":"argawal","year":"2010","journal-title":"United States Patent"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837495"},{"key":"ref5","article-title":"Reducing Memory Access Latency with Asymmetric DRAM Bank Organizations","author":"ahn","year":"2013","journal-title":"Proceedings of ISCA"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.186","article-title":"Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization","author":"chandrasekar","year":"2014","journal-title":"Proceedings of DATE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854314"},{"journal-title":"Registered DIMMs","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"journal-title":"Load-Reduced DIMMs","year":"0","key":"ref1"},{"key":"ref20","article-title":"Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Archi-tecture","author":"lee","year":"2013","journal-title":"Proc HPCA-19"},{"key":"ref22","article-title":"An Efficient Statistical Analysis Methodology and Its Application to High-Density DRAMs","author":"lee","year":"1997","journal-title":"Proceedings of ICCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746416"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2157741"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref25","article-title":"An Experi-mental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms","author":"liu","year":"2013","journal-title":"Proceedings of ISCA"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753283.pdf?arnumber=7753283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T23:21:12Z","timestamp":1568589672000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753283\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753283","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}