{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:40:15Z","timestamp":1725561615650},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753301","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:40:00Z","timestamp":1480005600000},"page":"352-355","source":"Crossref","is-referenced-by-count":1,"title":["DOART: A low-power and low-latency Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Wen","family":"Zong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1145\/2902961.2903010","article-title":"A low-power network-on-chip architecture for tile-based chip multi-processors","author":"psarras","year":"2016","journal-title":"ACM GLSVLSI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"journal-title":"Efficient micro architecture for network-on-chip routers","year":"2012","author":"becker","key":"ref12"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2200\/S00209ED1V01Y200907CAC008"},{"key":"ref2","first-page":"88","article-title":"Tile64-processor: A 64-core soc with mesh interconnect","author":"bell","year":"2008","journal-title":"ISSCC"},{"key":"ref9","first-page":"255","article-title":"Low-cost router micro architecture for on-chip networks","author":"kim","year":"2009","journal-title":"Micro"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753301.pdf?arnumber=7753301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T19:21:06Z","timestamp":1568575266000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753301","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}