{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:12:31Z","timestamp":1729620751980,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753304","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:40:00Z","timestamp":1480023600000},"page":"364-367","source":"Crossref","is-referenced-by-count":2,"title":["A fast, fully verifiable, and hardware predictable ASIC design methodology"],"prefix":"10.1109","author":[{"given":"Ping-Lin","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Malgorzata","family":"Marek-Sadowska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2293539"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285054"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575912"},{"key":"ref13","first-page":"151","article-title":"Vertical-slit field-effect transistor (VeSFET) — design space exploration and DC model","author":"pfitzner","year":"2011","journal-title":"18th Mixed Des of Int Circ and Syst (MIXDES)"},{"journal-title":"Berkeley Logic Synthesis and Verification Group","article-title":"ABC: A system for sequential synthesis and verification","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref3","article-title":"N-channel junction-less vertical slit field-effect transistor (VeSFET): fabrication-based feasibility assessment","volume":"32","author":"chen","year":"2012","journal-title":"\/CSIC 2012 IPCSIT"},{"key":"ref6","article-title":"Vesfet fabrication process for SRAM cells","author":"maly","year":"0","journal-title":"VeSTICs"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228560"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2266111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166288"},{"key":"ref2","first-page":"145","article-title":"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration","author":"maly","year":"2011","journal-title":"18th Mixed Des of Int Circ and Syst (MIXDES)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.351","article-title":"3D FPGA using high-density interconnect Monolithic Integration","author":"turkyilmaz","year":"2014","journal-title":"Proc Des Autom Test in Europe (DATE)"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753304.pdf?arnumber=7753304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T23:21:19Z","timestamp":1568589679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753304","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}