{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:16:43Z","timestamp":1725509803997},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753308","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:40:00Z","timestamp":1480005600000},"page":"380-383","source":"Crossref","is-referenced-by-count":6,"title":["IACM: Integrated adaptive cache management for high-performance and energy-efficient GPGPU computing"],"prefix":"10.1109","author":[{"given":"Kyu Yeun","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinsu","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woongki","family":"Baek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454152"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835938"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2716282.2716291"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.01.003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"journal-title":"NVIDIA's Next Generation CUDA Compute Architecture Kepler GK110","year":"2012","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333674"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.11"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"journal-title":"CUDA Samples","year":"0","key":"ref5"},{"key":"ref8","article-title":"Improving Cache Management Policies Using Dy-namic Reuse Distances","author":"duong","year":"2012","journal-title":"MICRO-45"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.13"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"journal-title":"AMD Graphics Core Next GCN Architecture White Paper","year":"2012","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753308.pdf?arnumber=7753308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,20]],"date-time":"2016-12-20T19:28:04Z","timestamp":1482262084000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753308","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}