{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:49:15Z","timestamp":1725590955031},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753310","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:40:00Z","timestamp":1480023600000},"page":"388-391","source":"Crossref","is-referenced-by-count":0,"title":["\u201cStubborn\u201d strategy to mitigate remaining cache misses"],"prefix":"10.1109","author":[{"given":"Hayato","family":"Nomura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Katchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetsugu","family":"Irie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuichi","family":"Sakai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"442","DOI":"10.1145\/2155620.2155672","article-title":"PAC-Man: Prefetch-aware Cache Management for High Performance Caching","author":"wu","year":"2011","journal-title":"Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2858792"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402900"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629422"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"ref7","first-page":"194","article-title":"Design of Processor Simulator &#x2018;Onikiri,&#x2019;","author":"watanabe","year":"2007","journal-title":"presented at the Advanced Computing Systems and Infrastructures (SACSIS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.2928"},{"year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/1555815.1555766","article-title":"Spatio-tem-poral Memory Streaming","author":"somogyi","year":"2009","journal-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753310.pdf?arnumber=7753310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T20:39:10Z","timestamp":1657831150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753310","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}