{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:29:45Z","timestamp":1725672585415},"reference-count":70,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753327","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:40:00Z","timestamp":1480023600000},"page":"456-463","source":"Crossref","is-referenced-by-count":6,"title":["A model for Application Slowdown Estimation in on-chip networks and its use for improving system fairness and performance"],"prefix":"10.1109","author":[{"given":"Xiyue","family":"Xiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nian-Feng","family":"Tzeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"ref33","article-title":"ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers","author":"kim","year":"2010","journal-title":"HPCA"},{"key":"ref32","article-title":"Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture","author":"kim","year":"2004","journal-title":"PACT"},{"key":"ref31","article-title":"Bounding and Reducing Memory Interference Delay in COTS-Based Multi-Core Systems","author":"kim","year":"2016","journal-title":"RTS"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref37","article-title":"Lockup-Free Instruction Fetch\/Prefetch Cache Organization","author":"kroft","year":"1981","journal-title":"ISCA"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742777"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485936"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151001"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903256"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2847255"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.1"},{"key":"ref69","article-title":"On-Chip Interconnect Architecture on the Tile Processor","author":"wentzlaff","year":"2007","journal-title":"Micro"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2014.31"},{"key":"ref1","article-title":"Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems","author":"ausavarungnirun","year":"2012","journal-title":"ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485930"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786591"},{"key":"ref24","first-page":"401","article-title":"Kilo-NOC: A heterogeneous network-on-chip architecture for scalability and service guarantees","author":"grot","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref23","article-title":"MLP Yes! ILP No!","author":"glew","year":"1998","journal-title":"ASPLOS WACI"},{"key":"ref26","article-title":"SPEC CPU2006 Benchmark Descriptions","author":"henning","year":"2006","journal-title":"CAN"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669149"},{"journal-title":"NOCulator","year":"0","key":"ref50"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2377677.2377757"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853204"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999969"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1868447.1868459"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522311"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"ref14","article-title":"SCORPIO: A 36-Core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NoC with In-Network Ordering","author":"daya","year":"2014","journal-title":"ISCA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000081"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2016.01.009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref5","article-title":"Per-Thread Cycle Accounting in Multicore Processors","author":"bois","year":"2013","journal-title":"ACM TACO"},{"key":"ref8","article-title":"Contention-Aware Application Mapping for Network-on-Chip Communication Architectures","author":"chou","year":"2008","journal-title":"ICCD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.44"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref9","article-title":"Microarchitecture Optimizations for Exploiting Memory-Level Parallelism","author":"chou","year":"2004","journal-title":"ISCA"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261383"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.10"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.49"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref41","article-title":"Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems","author":"moscibroda","year":"2007","journal-title":"Usenix Security"},{"key":"ref44","article-title":"Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems","author":"mutlu","year":"2008","journal-title":"ISCA"},{"key":"ref43","article-title":"Reducing Memory Interference in Multi-Core Systems via Application-Aware Memory Channel Partitioning","author":"muralidhara","year":"2011","journal-title":"Micro"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753327.pdf?arnumber=7753327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T02:34:04Z","timestamp":1506998044000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":70,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753327","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}