{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T18:27:27Z","timestamp":1769279247263,"version":"3.49.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753334","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:40:00Z","timestamp":1480005600000},"page":"507-511","source":"Crossref","is-referenced-by-count":4,"title":["A statistical critical path monitor in 14nm CMOS"],"prefix":"10.1109","author":[{"given":"Bruce","family":"Fleischer","sequence":"first","affiliation":[]},{"given":"Christos","family":"Vezyrtzis","sequence":"additional","affiliation":[]},{"given":"Karthik","family":"Balakrishnan","sequence":"additional","affiliation":[]},{"given":"Keith A.","family":"Jenkins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177105"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523638"},{"key":"ref10","first-page":"178","article-title":"POWER7TM Local Clocking and Clocked Storage Elements","author":"warnock","year":"2010","journal-title":"Proc ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2006.1614281"},{"key":"ref11","first-page":"488","article-title":"CentipDe: A 3930DMIPS\/W Configurable Near-Threshold 3D Stacked System With 64 ARM Cortex-M3 Cores","author":"fojtik","year":"2012","journal-title":"Proc ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2003.1197464"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523230"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025342"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742907"},{"key":"ref9","first-page":"398","article-title":"A distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor","author":"drake","year":"2007","journal-title":"Proc ISSCC"},{"key":"ref1","first-page":"381","article-title":"High Performance 14nm SOI FinFET CMOS Technology with 0.0174µm2 embedded DRAM and 15 levels of Cu metallization","author":"lin","year":"2014","journal-title":"Proc IEDM"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","location":"Scottsdale, AZ, USA","start":{"date-parts":[[2016,10,2]]},"end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753334.pdf?arnumber=7753334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,20]],"date-time":"2016-12-20T19:26:56Z","timestamp":1482262016000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753334\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753334","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}