{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:36:10Z","timestamp":1730234170936,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753339","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:40:00Z","timestamp":1480005600000},"page":"544-551","source":"Crossref","is-referenced-by-count":6,"title":["Unveiling difficult bugs in address translation caching arrays for effective post-silicon validation"],"prefix":"10.1109","author":[{"given":"George","family":"Papadimitriou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Athanasios","family":"Chatzidimitriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom","family":"Kolan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anatoly","family":"Koyfman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronny","family":"Morad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vitali","family":"Sokhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Revision 071 Document Number 249199-071","article-title":"Intel® Pentium® 4 Processor Specification","year":"2008","key":"ref10"},{"journal-title":"Revision 015 Reference Number 330836-015","article-title":"5th Generation Intel® Core-Processor Family, Intel® CoreTM M Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family, Specification","year":"2015","key":"ref11"},{"journal-title":"Revision 028 Reference Number 328903-028","article-title":"Mobile 4th Generation Intel® CoreTM Processor Family, Mobile Intel® Pentium® Processor Family, and Mobile Intel® Celeron® Processor Family, Specification","year":"2015","key":"ref12"},{"journal-title":"Reference Number 328908-014US","article-title":"Intel® Xeon® Processor E3-1200 v3 Product Family Specification","year":"2016","key":"ref13"},{"journal-title":"Reference Number 332317-007US","article-title":"Intel® Xeon® Processor E7-8800\/4800 v3 Product Family, Specification","year":"2016","key":"ref14"},{"journal-title":"Intel® CoreTM Duo Processor and Intel® CoreTM Solo Processor on 65 nm Process Specification Update","year":"2009","key":"ref15"},{"journal-title":"Order Number 313356-02","article-title":"Intel® Xeon® Processor 5100 Series Specification","year":"2012","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024916"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2754896"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2016.7604675"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319971"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751878"},{"article-title":"Method of Verification of Address Translation Mechanisms","year":"0","author":"katz","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736057"},{"key":"ref5","article-title":"Modeling Language and Method for Address Translation Design Mechanisms in Test Generation","author":"koyfman","year":"0","journal-title":"US Patent No"},{"journal-title":"AMD Revision Guide for AMD Athlon-64 and AMD Opteron-Processors 25759 Rev 3 79","year":"2009","key":"ref8"},{"volume":"41788","journal-title":"AMD Revision Guide for AMD Family 11h Processors Rev 3 00","year":"2008","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2003.1250255"},{"journal-title":"AMD Revision Guide for AMD Family 11h Processors Rev 3 00","year":"2011","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593183"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657044"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref24","article-title":"Post-Silicon Validation Methodology for Microprocessors","author":"rotithor","year":"2002","journal-title":"IEEE Design & Test of Computers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.28"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699215"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155666"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753339.pdf?arnumber=7753339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,20]],"date-time":"2016-12-20T19:27:47Z","timestamp":1482262067000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753339","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}