{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:30:32Z","timestamp":1725751832343},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753342","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:40:00Z","timestamp":1480005600000},"page":"568-575","source":"Crossref","is-referenced-by-count":5,"title":["A readback based general debugging framework for soft-core processors"],"prefix":"10.1109","author":[{"given":"Changgong","family":"Li","sequence":"first","affiliation":[]},{"given":"Alexander","family":"Schwarz","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Hochberger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645542"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.71"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2567662"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-005-0290-3"},{"journal-title":"AMIDAR","year":"2015","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2014.7115634"},{"journal-title":"Java Debug Interface Documentation","year":"2016","key":"ref17"},{"journal-title":"Target Communication Framework","year":"2016","key":"ref18"},{"journal-title":"ARM1136 Technical Reference","year":"2009","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216950"},{"key":"ref3","first-page":"41","article-title":"Instrumenting bitstreams for debugging fpga circuits","author":"graham","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_50"},{"key":"ref5","first-page":"705","article-title":"Scan-chain based watch-points for efficient run-time debugging and verification of fpga designs","author":"tiwari","year":"2003","journal-title":"Proceedings of the 2003 Asia and South Pacific Design Automation Conference ser ASP-DAC '03"},{"journal-title":"GDB","year":"2016","key":"ref8"},{"journal-title":"MicroBlaze DM","year":"2015","key":"ref7"},{"journal-title":"Xilinx ChipScope Pro","year":"2013","key":"ref2"},{"journal-title":"Vivado Debug Core","year":"2014","key":"ref1"},{"journal-title":"On-Chip Instrumentation Design and Debug for Systems on Chip","year":"2010","author":"stollon","key":"ref9"},{"journal-title":"JOrbis","year":"2015","key":"ref20"},{"journal-title":"ModelSim","year":"2011","key":"ref22"},{"journal-title":"JCodec","year":"2016","key":"ref21"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753342.pdf?arnumber=7753342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,23]],"date-time":"2016-12-23T20:40:12Z","timestamp":1482525612000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753342","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}