{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:52:32Z","timestamp":1725659552753},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753350","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:40:00Z","timestamp":1480005600000},"page":"630-637","source":"Crossref","is-referenced-by-count":1,"title":["Speculative path power estimation using trace-driven simulations during high-level design phase"],"prefix":"10.1109","author":[{"given":"Saumya","family":"Chandra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramkumar","family":"Jayaseelan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi","family":"Bhargava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.190"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658626"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413158"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086722"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"key":"ref4","article-title":"Power-performance modeling and tradeoff analysis for a high end microprocessor","author":"brooks","year":"2000","journal-title":"PACS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357120"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.213"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2005.12"},{"key":"ref7","article-title":"Accurately modeling speculative instruction fetching in trace-driven execution","author":"bhargava","year":"1999","journal-title":"PCC"},{"key":"ref2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639260"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753350.pdf?arnumber=7753350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,20]],"date-time":"2016-12-20T19:27:53Z","timestamp":1482262073000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753350","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}