{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T14:19:36Z","timestamp":1725805176703},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753353","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:40:00Z","timestamp":1480023600000},"page":"654-661","source":"Crossref","is-referenced-by-count":9,"title":["VARIUS-TC: A modular architecture-level model of parametric variation for thin-channel switches"],"prefix":"10.1109","author":[{"given":"S. Karen","family":"Khatamifard","sequence":"first","affiliation":[]},{"given":"Michael","family":"Resch","sequence":"additional","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2463209.2488775"},{"key":"ref11","article-title":"FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks","author":"lee","year":"2013","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"year":"2009","author":"li","journal-title":"International Symposium on Microarchitecture (MICRO)","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/MDT.2010.3"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JPROC.2009.2035453"},{"year":"0","journal-title":"Predictive Technology Model (PTM)","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/1687399.1687495"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TSM.2007.913186"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/2228360.2228414"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TVLSI.2014.2352354"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JPROC.2009.2035451"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2063384.2063454"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2007.917509","article-title":"An 8T-SRAM for Vari-ability Tolerance and Low-Voltage Operation in High-Performance Caches","author":"chang","year":"2008","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/JSSC.2012.2213513"},{"year":"2013","author":"jeffers","journal-title":"Intel Xeon Phi Coprocessor High-performance Programming","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MSPEC.2011.6056626"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/DSN.2012.6263951"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753353.pdf?arnumber=7753353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T04:26:20Z","timestamp":1498364780000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753353","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}