{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,12]],"date-time":"2025-12-12T13:29:33Z","timestamp":1765546173392,"version":"3.44.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/iccd.2016.7753358","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T16:40:00Z","timestamp":1480005600000},"page":"682-685","source":"Crossref","is-referenced-by-count":11,"title":["Ultra-low energy security circuits for IoT applications"],"prefix":"10.1109","author":[{"given":"Sudhir","family":"Satpathy","sequence":"first","affiliation":[{"name":"Circuits Research Lab, Intel Corporation, Hillsboro, USA"}]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[{"name":"Circuits Research Lab, Intel Corporation, Hillsboro, USA"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[{"name":"Circuits Research Lab, Intel Corporation, Hillsboro, USA"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Circuits Research Lab, Intel Corporation, Hillsboro, USA"}]}],"member":"263","reference":[{"key":"ref4","first-page":"250","article-title":"A 3.07um2\/bitcell Physically Unclonable Function with 3.5% and 1% Bit-Instability across 0 to 80°C and 0.6 to 1.2V in a 65nm CMOS","author":"li","year":"2015","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"ref6","first-page":"239","article-title":"A 13fl\/bit probing-resilient 250K PUF array with soft dark-bit masking for 1.94% bit-error in 22nm Tri-gate CMOS","author":"satpathy","year":"2014","journal-title":"Proc of IEEE ESSCIRC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217631"},{"key":"ref7","first-page":"116","article-title":"uRNG: A 300–950m V 323Gbps\/W all-digital full-entropy TRNG in 14nm FinFET CMOS","author":"mathew","year":"2015","journal-title":"Proc of IEEE ESSCIRC"},{"key":"ref2","first-page":"64","article-title":"Secure AES engine with a local switch-capacitor current equalizer","author":"tokunaga","year":"2009","journal-title":"ISSCC Digest of Technical Papers"},{"key":"ref9","first-page":"248","article-title":"A Robust-40to 120°C All-Digital True Random Number Generator in 40nm CMOS","author":"yang","year":"2015","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"}],"event":{"name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","start":{"date-parts":[[2016,10,2]]},"location":"Scottsdale, AZ, USA","end":{"date-parts":[[2016,10,5]]}},"container-title":["2016 IEEE 34th International Conference on Computer Design (ICCD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7742853\/7753252\/07753358.pdf?arnumber=7753358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,14]],"date-time":"2025-08-14T18:39:50Z","timestamp":1755196790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7753358\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iccd.2016.7753358","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}