{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T16:12:05Z","timestamp":1757779925644,"version":"3.41.2"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,8]],"date-time":"2019-09-08T00:00:00Z","timestamp":1567900800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,8]],"date-time":"2019-09-08T00:00:00Z","timestamp":1567900800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9,8]]},"DOI":"10.1109\/icce-berlin47944.2019.8966137","type":"proceedings-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T22:01:02Z","timestamp":1579816862000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["FPGA Design and Implementation of an AES Algorithm based on Iterative Looping Architecture"],"prefix":"10.1109","author":[{"given":"Alshaima Q.","family":"Al-Khafaji","sequence":"first","affiliation":[{"name":"Al-Nahrain University,College of Information Engineering,Baghdad,Iraq"}]},{"given":"M. F.","family":"Al-Gailani","sequence":"additional","affiliation":[{"name":"Al-Nahrain University,College of Information Engineering,Baghdad,Iraq"}]},{"given":"Hikmat N.","family":"Abdullah","sequence":"additional","affiliation":[{"name":"Al-Nahrain University,College of Information Engineering,Baghdad,Iraq"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026388"},{"key":"ref3","first-page":"213","article-title":"Efficient Hardware Design and Implementation of AES Cryptosystem","volume":"2","author":"ghewari","year":"2010","journal-title":"International Journal of Engineering Science and Technology"},{"article-title":"Cryptography and Network Security Principles and Practice","year":"2011","author":"stallings","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.9790\/4200-04526569"},{"journal-title":"The Design of RIJNDAEL AES-The Advanced Encryption Standard","year":"2002","author":"daemen","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/rivf.2012.6169845"},{"key":"ref8","article-title":"FPGA Implementation of Area Optimized AES Algorithm for Secure Communication Applications","volume":"5","author":"kavitha","year":"2016","journal-title":"International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PERVASIVE.2015.7087102"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.125"},{"journal-title":"Advanced Encryption Standard (AES)","year":"2001","key":"ref9"},{"key":"ref1","first-page":"362","article-title":"Cryptographic Algorithms on Reconfigurable Hardware","volume":"26","author":"saqib","year":"2007","journal-title":"Signals and Communication Technology Springer"}],"event":{"name":"2019 IEEE 9th International Conference on Consumer Electronics (ICCE-Berlin)","start":{"date-parts":[[2019,9,8]]},"location":"Berlin, Germany","end":{"date-parts":[[2019,9,11]]}},"container-title":["2019 IEEE 9th International Conference on Consumer Electronics (ICCE-Berlin)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8960500\/8966129\/08966137.pdf?arnumber=8966137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:24:22Z","timestamp":1753813462000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8966137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icce-berlin47944.2019.8966137","relation":{},"subject":[],"published":{"date-parts":[[2019,9,8]]}}}