{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:40:09Z","timestamp":1780357209421,"version":"3.54.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T00:00:00Z","timestamp":1604880000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T00:00:00Z","timestamp":1604880000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T00:00:00Z","timestamp":1604880000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,9]]},"DOI":"10.1109\/icce-berlin50680.2020.9352153","type":"proceedings-article","created":{"date-parts":[[2021,4,22]],"date-time":"2021-04-22T03:14:57Z","timestamp":1619061297000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Automated Hardware and Neural Network Architecture co-design of FPGA accelerators using multi-objective Neural Architecture Search"],"prefix":"10.1109","author":[{"given":"Philip","family":"Colangelo","sequence":"first","affiliation":[{"name":"Intel PSG,San Jose,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Oren","family":"Segal","sequence":"additional","affiliation":[{"name":"Hofstra University,Hempstead,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Speicher","sequence":"additional","affiliation":[{"name":"Hofstra University,Hempstead,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Martin","family":"Margala","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell,Lowell,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"379","article-title":"Designing neural networks using genetic algorithms","volume":"89","author":"miller","year":"1989","journal-title":"ICGA"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1162\/106365602320169811"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00907"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3186332"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916533"},{"key":"ref15","first-page":"69","article-title":"A comparative analysis of selection schemes used in genetic algorithms","volume":"1","author":"goldberg","year":"1991","journal-title":"Foundations of Genetic Algorithms"},{"key":"ref16","article-title":"Enabling high-performance floating-point designs","author":"vishwanath","year":"2016","journal-title":"Intel White Paper"},{"key":"ref17","article-title":"MNIST handwritten digit database","author":"lecun","year":"2010"},{"key":"ref18","article-title":"Fashion-mnist: A novel image dataset for benchmarking machine learning algorithms","volume":"abs 1708 7747","author":"xiao","year":"0","journal-title":"CoRR"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2641190.2641198"},{"key":"ref4","article-title":"Regularized evolution for image classifier architecture search","author":"real","year":"2018"},{"key":"ref3","first-page":"2902","article-title":"Large-scale evolution of image classifiers","author":"real","year":"2017","journal-title":"Proceedings of the 34th International Conference on Machine Learning-Volume 70"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00048"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00059"},{"key":"ref8","article-title":"Deep learning inference in facebook data centers: Characterization, performance optimizations and hardware implications","author":"park","year":"2018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271057"},{"key":"ref2","article-title":"Hierarchical representations for efficient architecture search","author":"liu","year":"2017"},{"key":"ref1","article-title":"An analysis of deep neural network models for practical applications","author":"canziani","year":"2016"},{"key":"ref9","article-title":"Neural architecture search: A survey","author":"elsken","year":"2018"},{"key":"ref20","first-page":"1137","article-title":"A study of cross-validation and bootstrap for accuracy estimation and model selection","volume":"14","author":"kohavi","year":"1995","journal-title":"IJCAI"}],"event":{"name":"2020 IEEE 10th International Conference on Consumer Electronics (ICCE-Berlin)","location":"Berlin, Germany","start":{"date-parts":[[2020,11,9]]},"end":{"date-parts":[[2020,11,11]]}},"container-title":["2020 IEEE 10th International Conference on Consumer Electronics (ICCE-Berlin)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9352056\/9352151\/09352153.pdf?arnumber=9352153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:47:33Z","timestamp":1656452853000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9352153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icce-berlin50680.2020.9352153","relation":{},"subject":[],"published":{"date-parts":[[2020,11,9]]}}}