{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:04:01Z","timestamp":1756771441049,"version":"3.44.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/icce-tw46550.2019.8991697","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T04:51:37Z","timestamp":1581655897000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["Analyzing Gate-Driven Circuit Parameters for Adding ESD Performances"],"prefix":"10.1109","author":[{"given":"Shao-Chang","family":"Huang","sequence":"first","affiliation":[]},{"given":"Hsien-Feng","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Shou-Peng","family":"Weng","sequence":"additional","affiliation":[]},{"given":"Karuna","family":"Nidhi","sequence":"additional","affiliation":[]},{"given":"Yu-Kai","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yi-Jen","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hwa-Chyi","family":"Chiou","sequence":"additional","affiliation":[]},{"given":"Yeh-Ning","family":"Jou","sequence":"additional","affiliation":[]},{"given":"Jian-Hsing","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chih-Cherng","family":"Liao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2010.936784"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783234"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E94.A.688"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PRIMEASIA.2009.5397351"},{"key":"ref1","first-page":"230","article-title":"Design Methodology For Optimizing Gate Driven ESD Protection Circuits In Submicron Cmos Processes","author":"chen","year":"0","journal-title":"IEEE EOS\/ESD Symp"}],"event":{"name":"2019 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW)","start":{"date-parts":[[2019,5,20]]},"location":"Yilan, Taiwan","end":{"date-parts":[[2019,5,22]]}},"container-title":["2019 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8966968\/8991681\/08991697.pdf?arnumber=8991697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:24:13Z","timestamp":1756754653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8991697\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/icce-tw46550.2019.8991697","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}