{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T08:47:58Z","timestamp":1785228478315,"version":"3.55.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/icce-tw46550.2019.8991833","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T04:51:37Z","timestamp":1581655897000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["Design of A 0.8GHz-3GHz Duty-Cycle Corrector With a 20%-80% Input Duty Cycle"],"prefix":"10.1109","author":[{"given":"Chien Yu","family":"Lin","sequence":"first","affiliation":[{"name":"No.100, Wenhua Rd., Xitun Dist., Taichung City,Taiwan (R.O.C.),407"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Heng Shou","family":"Hsu","sequence":"additional","affiliation":[{"name":"No.100, Wenhua Rd., Xitun Dist., Taichung City,Taiwan (R.O.C.),407"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1300","DOI":"10.1049\/el:20080798","article-title":"Unified all-digital dutycycle and phase correction circuit for QDR I\/O interface","volume":"44","author":"ha","year":"2008","journal-title":"Electron Lett"},{"key":"ref3","first-page":"1524","article-title":"A 0.31–1 GHz fast-corrected duty-cycle corrector with successive approximation register for DDR DRAM applications","volume":"20","author":"min","year":"2012","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref6","first-page":"26","article-title":"An all-digital duty cycle corrector","author":"j","year":"0","journal-title":"Proc IEEE VLSI-DAT"},{"key":"ref5","article-title":"A 70–490 MHz 50% Duty-Cycle Correction Circuit in0.3-m CMOS","author":"lin","year":"0","journal-title":"Solid-State Circuits Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.0170"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.83"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/JSSC.2007.914286","article-title":"A high linearity, fast- locking pulse width control loop with digitally programmable duty cycle correction for wide range operation","volume":"43","author":"cheng","year":"2008","journal-title":"IEEE J Solid- State Circuits"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1491","DOI":"10.1109\/4.340422","article-title":"A 2.5 V CMOS delay-locked loop for an 18Mbit, 500 Megabyte\/s DRAM","volume":"29","author":"lee","year":"1994","journal-title":"IEEE J Solid-State Circuits"}],"event":{"name":"2019 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW)","location":"Yilan, Taiwan","start":{"date-parts":[[2019,5,20]]},"end":{"date-parts":[[2019,5,22]]}},"container-title":["2019 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8966968\/8991681\/08991833.pdf?arnumber=8991833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,28]],"date-time":"2025-07-28T19:41:36Z","timestamp":1753731696000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8991833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icce-tw46550.2019.8991833","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}