{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:13:22Z","timestamp":1740100402101,"version":"3.37.3"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,15]],"date-time":"2021-09-15T00:00:00Z","timestamp":1631664000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,15]],"date-time":"2021-09-15T00:00:00Z","timestamp":1631664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,15]],"date-time":"2021-09-15T00:00:00Z","timestamp":1631664000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,15]]},"DOI":"10.1109\/icce-tw52618.2021.9603254","type":"proceedings-article","created":{"date-parts":[[2021,11,18]],"date-time":"2021-11-18T22:21:06Z","timestamp":1637274066000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Multi-threaded System Design of A Multi-Precision Deep Learning Accelerator on FPGA with Optimized Memory Usage"],"prefix":"10.1109","author":[{"given":"Shen-Fu","family":"Hsiao","sequence":"first","affiliation":[]},{"given":"Jyun-Liang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Xiang-Ting","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001179"},{"key":"ref6","first-page":"579","article-title":"TVM: an automated end-to-end optimizing compiler for deep learning","author":"chen","year":"2018","journal-title":"Proc USENIX Symp on Operating System Design and Implementation"},{"article-title":"Glow: Graph Lowering Compiler Techniques for Neural Networks","year":"2018","author":"rotem","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT49148.2020.9196465"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771510"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICET49382.2020.9119500"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"}],"event":{"name":"2021 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)","start":{"date-parts":[[2021,9,15]]},"location":"Penghu, Taiwan","end":{"date-parts":[[2021,9,17]]}},"container-title":["2021 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9601161\/9602869\/09603254.pdf?arnumber=9603254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:51:06Z","timestamp":1652201466000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9603254\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,15]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icce-tw52618.2021.9603254","relation":{},"subject":[],"published":{"date-parts":[[2021,9,15]]}}}