{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:35:39Z","timestamp":1730234139234,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/icce.2013.6486834","type":"proceedings-article","created":{"date-parts":[[2013,4,5]],"date-time":"2013-04-05T20:53:01Z","timestamp":1365195181000},"page":"147-148","source":"Crossref","is-referenced-by-count":1,"title":["Fast tile-binning method by detecting 1D-overlapped primitives"],"prefix":"10.1109","author":[{"family":"Sang Oak Woo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jeong-Soo Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seok-Yoon Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shi-Hwa Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333306"},{"key":"2","first-page":"947","volume":"6","author":"naoi","year":"2002","journal-title":"Image Processing Method"},{"key":"1","first-page":"975","volume":"6","author":"junkins","year":"2002","journal-title":"Polygon Binning Process for Tile-based Rendering"},{"journal-title":"Right Ware OpenGL|ES 2 0 Performance Benchmarking Software","year":"2011","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2009.466"},{"journal-title":"Method and Apparatus for Determining Bins to Be Updated for Polygons Including Lines","year":"2001","author":"koneru","key":"5"},{"journal-title":"Method for Determining Tiles in A Computer Display That Are Covered by A Graphics Primitive","year":"2002","author":"baltaretu","key":"4"},{"key":"8","article-title":"A scalable GPU architecture based on dynamically reconfigurable embedded processor","author":"lee","year":"2011","journal-title":"HPG Poster"}],"event":{"name":"2013 IEEE International Conference on Consumer Electronics (ICCE)","start":{"date-parts":[[2013,1,11]]},"location":"Las Vegas, NV","end":{"date-parts":[[2013,1,14]]}},"container-title":["2013 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6475440\/6486765\/06486834.pdf?arnumber=6486834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:54:07Z","timestamp":1490208847000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6486834\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icce.2013.6486834","relation":{},"subject":[],"published":{"date-parts":[[2013,1]]}}}