{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,27]],"date-time":"2025-12-27T03:43:51Z","timestamp":1766807031721},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/icce.2019.8662004","type":"proceedings-article","created":{"date-parts":[[2019,3,7]],"date-time":"2019-03-07T18:51:52Z","timestamp":1551984712000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Improving GPU NoC Power Efficiency through Dynamic Bandwidth Allocation"],"prefix":"10.1109","author":[{"given":"Xianwei","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Fang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228511"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00132"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref13","article-title":"Packet Pump: Overcoming Network Bottleneck in On-Chip Interconnects for GPGPUs","author":"cheng","year":"2018","journal-title":"DAC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.50"},{"key":"ref6","article-title":"Providing Cost-effective On-Chip Network Bandwidth in GPGPUs","author":"kim","year":"2012","journal-title":"ICCD"},{"journal-title":"CUDA C\/C++ SDK CODE Samples","year":"2011","key":"ref5"},{"article-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5649549"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.10"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1402946.1402967"},{"key":"ref9","article-title":"Asymmetric NoC Architectures for GPU Systems","author":"kavyan","year":"2015","journal-title":"NoCS"}],"event":{"name":"2019 IEEE International Conference on Consumer Electronics (ICCE)","start":{"date-parts":[[2019,1,11]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2019,1,13]]}},"container-title":["2019 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8656627\/8661828\/08662004.pdf?arnumber=8662004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:07:47Z","timestamp":1657840067000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icce.2019.8662004","relation":{},"subject":[],"published":{"date-parts":[[2019,1]]}}}