{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:44:31Z","timestamp":1730234671281,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,1,10]],"date-time":"2021-01-10T00:00:00Z","timestamp":1610236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,10]],"date-time":"2021-01-10T00:00:00Z","timestamp":1610236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,1,10]]},"DOI":"10.1109\/icce50685.2021.9427727","type":"proceedings-article","created":{"date-parts":[[2021,5,13]],"date-time":"2021-05-13T15:57:02Z","timestamp":1620921422000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Reducing Writing Energy Consumption for Non-Volatile Registers Utilizing Frequent Patterns of Sequential Bits on RISC-V Architecture"],"prefix":"10.1109","author":[{"given":"Shota","family":"Matsuno","sequence":"first","affiliation":[{"name":"Waseda University,Tokyo,Japan"}]},{"given":"Masashi","family":"Tawada","sequence":"additional","affiliation":[{"name":"Waseda University,Tokyo,Japan"}]},{"given":"Nozomu","family":"Togawa","sequence":"additional","affiliation":[{"name":"Waseda University,Tokyo,Japan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref11","article-title":"The RISC-V instruction set manual, volume I: userLevel ISA, version 2.1","author":"waterman","year":"2016","journal-title":"Technical Reports of EECS Department No UCB\/EECS-2016-118"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2206051"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523613"},{"journal-title":"RISC-V International","article-title":"riscv-tests","year":"2020","key":"ref6"},{"journal-title":"RISC-V International","article-title":"Spike RISC-V ISA Simulator (riscv-isa-sim)","year":"2020","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2172644"},{"key":"ref2","first-page":"1046","article-title":"Selecting a synthesizable RISC-V processor core for low-cost hardware devices","volume":"15","author":"gookyi","year":"2019","journal-title":"Journal of Information Processing Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295026"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927046"}],"event":{"name":"2021 IEEE International Conference on Consumer Electronics (ICCE)","start":{"date-parts":[[2021,1,10]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2021,1,12]]}},"container-title":["2021 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9427462\/9427578\/09427727.pdf?arnumber=9427727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T20:04:43Z","timestamp":1659470683000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9427727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icce50685.2021.9427727","relation":{},"subject":[],"published":{"date-parts":[[2021,1,10]]}}}