{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T15:12:13Z","timestamp":1761491533127,"version":"3.40.4"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T00:00:00Z","timestamp":1672963200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T00:00:00Z","timestamp":1672963200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,1,6]]},"DOI":"10.1109\/icce56470.2023.10043405","type":"proceedings-article","created":{"date-parts":[[2023,2,17]],"date-time":"2023-02-17T18:57:49Z","timestamp":1676660269000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Automotive Multi-Chip System with Cache Coherent Interconnect for Pipelined Parallel Applications"],"prefix":"10.1109","author":[{"given":"Daecheol","family":"You","sequence":"first","affiliation":[{"name":"System LSI, Samsung Electronics,Hwaseong-si,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae Min","family":"Kim","sequence":"additional","affiliation":[{"name":"System LSI, Samsung Electronics,Hwaseong-si,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taesung","family":"Kim","sequence":"additional","affiliation":[{"name":"System LSI, Samsung Electronics,Hwaseong-si,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junho","family":"Huh","sequence":"additional","affiliation":[{"name":"System LSI, Samsung Electronics,Hwaseong-si,Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2020.3043716"},{"volume-title":"Cache Coherent Interconnect for Accelerators","key":"ref2"},{"key":"ref3","first-page":"72","article-title":"The PARSEC benchmark suite: characterization and architectural implications","volume-title":"International conference on Parallel architectures and compilation techniques (PACT)","author":"Bienia"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2983149"},{"volume-title":"A NUMA API for Linux","year":"2005","author":"Kleen","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"AMBA 5 CHI Architecture Specification","key":"ref7"}],"event":{"name":"2023 IEEE International Conference on Consumer Electronics (ICCE)","start":{"date-parts":[[2023,1,6]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2023,1,8]]}},"container-title":["2023 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10043349\/10043179\/10043405.pdf?arnumber=10043405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T17:43:51Z","timestamp":1744825431000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10043405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icce56470.2023.10043405","relation":{},"subject":[],"published":{"date-parts":[[2023,1,6]]}}}