{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:41:30Z","timestamp":1725723690791},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,6]],"date-time":"2024-01-06T00:00:00Z","timestamp":1704499200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,6]],"date-time":"2024-01-06T00:00:00Z","timestamp":1704499200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,6]]},"DOI":"10.1109\/icce59016.2024.10444339","type":"proceedings-article","created":{"date-parts":[[2024,2,28]],"date-time":"2024-02-28T18:47:20Z","timestamp":1709146040000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["High Throughput Datapath Design for Vision Permutator FPGA Accelerator"],"prefix":"10.1109","author":[{"given":"Mari","family":"Yasunaga","sequence":"first","affiliation":[{"name":"Tokyo Institute of Technology,Yokohama,Japan"}]},{"given":"Junnosuke","family":"Suzuki","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology,Yokohama,Japan"}]},{"given":"Masato","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology,Yokohama,Japan"}]},{"given":"Kazushi","family":"Kawamura","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology,Yokohama,Japan"}]},{"given":"Thiem","family":"Van Chu","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology,Yokohama,Japan"}]},{"given":"Masato","family":"Motomura","sequence":"additional","affiliation":[{"name":"Tokyo Institute of Technology,Yokohama,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.patter.2022.100520"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2022.3145427"},{"key":"ref3","article-title":"MLP-Mixer: An all-MLP architecture for vision","author":"Tolstikhin","year":"2021","journal-title":"Adv. Neural Inform. Process. Syst."},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC60832.2023.00077"}],"event":{"name":"2024 IEEE International Conference on Consumer Electronics (ICCE)","start":{"date-parts":[[2024,1,6]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2024,1,8]]}},"container-title":["2024 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10444098\/10444131\/10444339.pdf?arnumber=10444339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T05:36:50Z","timestamp":1709271410000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10444339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/icce59016.2024.10444339","relation":{},"subject":[],"published":{"date-parts":[[2024,1,6]]}}}