{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:27:26Z","timestamp":1771698446585,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,6]],"date-time":"2024-01-06T00:00:00Z","timestamp":1704499200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,6]],"date-time":"2024-01-06T00:00:00Z","timestamp":1704499200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,6]]},"DOI":"10.1109\/icce59016.2024.10444458","type":"proceedings-article","created":{"date-parts":[[2024,2,28]],"date-time":"2024-02-28T18:47:20Z","timestamp":1709146040000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Efficient FPGA-Accelerated Neural Network Scalable Upsampling Architecture"],"prefix":"10.1109","author":[{"given":"Wei-Chen","family":"Hsu","sequence":"first","affiliation":[{"name":"NTUST,Dept. of Elec. and Comp. Engineering,Taipei,Taiwan (R.O.C)"}]},{"given":"Pei-Jun","family":"Lee","sequence":"additional","affiliation":[{"name":"NTUST,Dept. of Elec. and Comp. Engineering,Taipei,Taiwan (R.O.C)"}]},{"given":"Trong-An","family":"Bui","sequence":"additional","affiliation":[{"name":"NTUST,Dept. of Elec. and Comp. Engineering,Taipei,Taiwan (R.O.C)"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jstars.2023.3328118"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/gcce59613.2023.10315430"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/delta.2004.10055"},{"key":"ref4","first-page":"631","article-title":"An Efficient Architecture of Extended Linear Interpolation for Image Processing","volume":"26","author":"Lin","year":"2010","journal-title":"JOURNAL OF INFORMATION SCIENCE AND ENGINEERING"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/reconfig.2005.34"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-020-01035-1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-022-01254-8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/reconfig.2008.15"}],"event":{"name":"2024 IEEE International Conference on Consumer Electronics (ICCE)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2024,1,6]]},"end":{"date-parts":[[2024,1,8]]}},"container-title":["2024 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10444098\/10444131\/10444458.pdf?arnumber=10444458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T05:40:40Z","timestamp":1709271640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10444458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icce59016.2024.10444458","relation":{},"subject":[],"published":{"date-parts":[[2024,1,6]]}}}