{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:35:55Z","timestamp":1730234155842,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,1,6]],"date-time":"2024-01-06T00:00:00Z","timestamp":1704499200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,6]],"date-time":"2024-01-06T00:00:00Z","timestamp":1704499200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,1,6]]},"DOI":"10.1109\/icce59016.2024.10444470","type":"proceedings-article","created":{"date-parts":[[2024,2,28]],"date-time":"2024-02-28T18:47:20Z","timestamp":1709146040000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["A Productive HLS Simulation Approach for Multi-FPGA Systems"],"prefix":"10.1109","author":[{"given":"Haruto","family":"Ikehara","sequence":"first","affiliation":[{"name":"Nagasaki University, 1–14 Bunkyo-machi, Nagasaki-shi,Graduate School of Engineering,Nagasaki"}]},{"given":"Taito","family":"Manabe","sequence":"additional","affiliation":[{"name":"Nagasaki University, 1–14 Bunkyo-machi, Nagasaki-shi,Graduate School of Engineering,Nagasaki"}]},{"given":"Yuichiro","family":"Shibata","sequence":"additional","affiliation":[{"name":"Nagasaki University, 1–14 Bunkyo-machi, Nagasaki-shi,Graduate School of Engineering,Nagasaki"}]},{"given":"Tomohiro","family":"Uenoy","sequence":"additional","affiliation":[{"name":"Riken Center for Computational Science, 7–1–26 Minatojimaminami-machi, Chuo-ku, Kobe-shi,Hyogo"}]},{"given":"Kentaro","family":"Sanoy","sequence":"additional","affiliation":[{"name":"Riken Center for Computational Science, 7–1–26 Minatojimaminami-machi, Chuo-ku, Kobe-shi,Hyogo"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3241793.3241798"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2018RCP0007"},{"issue":"1","key":"ref3","first-page":"76","article-title":"Research Trends in High-Level Synthesis Languages and Processing Systems for FPGAs","volume":"30","author":"Miyoshi","year":"2013","journal-title":"Computer Software"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"issue":"6","key":"ref5","first-page":"1","article-title":"Functional Simulation Using Distributed Middleware for High-Level Synthesizable C++ Descriptions","volume-title":"Research Report Embedded Systems (EMB)","volume":"2019","author":"Arai","year":"2019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC57363.2022.00017"}],"event":{"name":"2024 IEEE International Conference on Consumer Electronics (ICCE)","start":{"date-parts":[[2024,1,6]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2024,1,8]]}},"container-title":["2024 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10444098\/10444131\/10444470.pdf?arnumber=10444470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T21:26:34Z","timestamp":1710365194000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10444470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icce59016.2024.10444470","relation":{},"subject":[],"published":{"date-parts":[[2024,1,6]]}}}