{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T04:08:12Z","timestamp":1743134892681,"version":"3.40.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T00:00:00Z","timestamp":1736553600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T00:00:00Z","timestamp":1736553600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,1,11]]},"DOI":"10.1109\/icce63647.2025.10930101","type":"proceedings-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:16:58Z","timestamp":1743041818000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Triple Modular Redundancy Logic Design from High-Level Hardware Description"],"prefix":"10.1109","author":[{"given":"Nobuya","family":"Watanabe","sequence":"first","affiliation":[{"name":"Okayama University,Faculty of Environment, Life, Natural Science and Technology"}]},{"given":"Minoru","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Okayama University,Faculty of Environment, Life, Natural Science and Technology"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/977091.977150","article-title":"Designing and testing fault-tolerant techniques for SRAM-based FPGAs","volume-title":"Computer Frontiers Conference, ACM","author":"LimaKastensmidt","year":"2004"},{"year":"2006","author":"Carmichael","journal-title":"Triple Module Recundancy Design Techniques for Virtex Series FPGAs, Application Note: Virtex Series, XAPP 197 (v1.0.1), Xilinx","key":"ref2"},{"key":"ref3","first-page":"8","article-title":"FSL - A Sophisticated Hardware Description Language Inheriting Design Philosophy of SFL","volume-title":"Conference Record of 2017 Taiwan and Japan Conference on Circuits and Systems (TJCAS 2017), 22PM1A-6","author":"Watanabe","year":"2017"},{"key":"ref4","first-page":"64","article-title":"An RTL behavioral description based logic design CAD system with synthesis capability","author":"Nakamura","year":"1985","journal-title":"IFIP Computer Hardware Description Language and their Applications"},{"issue":"9","key":"ref5","first-page":"1047","article-title":"High-Level Synthesis Design at NTT Systems Labs","volume":"E76-D","author":"Nakamura","year":"1993","journal-title":"IEICE Trans. Inf. & Syst."},{"year":"2008","author":"Odersky","journal-title":"Programming in Scala, Artima","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCAD.2017.8203780"},{"year":"2016","author":"Li","journal-title":"Specification for the FIRRTL Language, EECS Department, University of California, Berkeley","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2228360.2228584"},{"volume-title":"RISC-V Foundation, RISC-V: The Free and Open RSIC Instruction Set Architecture","key":"ref10"},{"year":"2017","author":"Patterson","journal-title":"The RISC-V Reader: An Open Architecture Atras, Strawberry Canyon","key":"ref11"},{"year":"2017","author":"Waterman","journal-title":"The RISC-V Instruction Set Manucal Volume I: User-Level ISA, RISC-V Foundation","key":"ref12"},{"volume-title":"RISC-V Foundation, riscv-tests","year":"2018","key":"ref13"},{"volume-title":"Icarus Verilog","key":"ref14"},{"volume":"1","volume-title":"Altera Corporation, Cyclone IV Device Handbook","year":"2016","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ISCAS46773.2023.10181472"}],"event":{"name":"2025 IEEE International Conference on Consumer Electronics (ICCE)","start":{"date-parts":[[2025,1,11]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2025,1,14]]}},"container-title":["2025 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10929765\/10929768\/10930101.pdf?arnumber=10930101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T18:39:44Z","timestamp":1743100784000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10930101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icce63647.2025.10930101","relation":{},"subject":[],"published":{"date-parts":[[2025,1,11]]}}}