{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:16:12Z","timestamp":1771611372175,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T00:00:00Z","timestamp":1736553600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T00:00:00Z","timestamp":1736553600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry & Energy (MOTIE, Korea)","doi-asserted-by":"publisher","award":["IITP-2023-RS-2023-00256081"],"award-info":[{"award-number":["IITP-2023-RS-2023-00256081"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,1,11]]},"DOI":"10.1109\/icce63647.2025.10930191","type":"proceedings-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:16:58Z","timestamp":1743041818000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A Winograd-Convolution-Based Accelerator on FPGA for Real-Time Object Detection with Effective On-Chip Buffer Access Patterns"],"prefix":"10.1109","author":[{"given":"Keehyuk","family":"Lee","sequence":"first","affiliation":[{"name":"Seoul National University,Department of Electrical and Computer Engineering,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mincheol","family":"Cha","sequence":"additional","affiliation":[{"name":"Seoul National University,Department of Electrical and Computer Engineering,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soosung","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electical and Electronics Engineering, Chung-Ang University,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan Truong","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Seoul National University,Department of Electrical and Computer Engineering,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyuk-Jae","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University,Department of Electrical and Computer Engineering,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"U-Net: Con-volutional Networks for Biomedical Image Segmentation","author":"Olaf","year":"2015","journal-title":"arXiv preprint"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/msp.2017.2765695"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/app12083826"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10590-1_53"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2016.91"},{"key":"ref10","first-page":"330","article-title":"A parameterisable FPGA-tailored archi-tecture for YOLOv3-tiny","volume-title":"Proc. Int. Symp. Appl. Reconfigurable Comput.","author":"Yu","year":"2020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3120629"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3508546.3508576"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180843"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2016.435"},{"key":"ref16","article-title":"A Survey of Model Compression and Acceleration for Deep Neural Networks","author":"Yu","year":"2020","journal-title":"arXiv preprint"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/icp.2021.0723"},{"key":"ref18","first-page":"1158","article-title":"A Low-Latency FPGA Accelerator for YOLOv3-Tiny With Flexible Layerwise Mapping and Dataflow","author":"Kim","year":"2023","journal-title":"IEEE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/icaccs48705.2020.9074315"},{"key":"ref20","volume-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks","author":"Rastegari","year":"2016"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2864321"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/iceic57457.2023.10049880"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2022.3153288"},{"key":"ref25","volume-title":"Xilinx. 8-Bit Dot Product Acceleration White Paper.","year":"2017"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/fpt.2017.8280147"}],"event":{"name":"2025 IEEE International Conference on Consumer Electronics (ICCE)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2025,1,11]]},"end":{"date-parts":[[2025,1,14]]}},"container-title":["2025 IEEE International Conference on Consumer Electronics (ICCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10929765\/10929768\/10930191.pdf?arnumber=10930191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T03:02:48Z","timestamp":1743217368000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10930191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,11]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/icce63647.2025.10930191","relation":{},"subject":[],"published":{"date-parts":[[2025,1,11]]}}}