{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:55:12Z","timestamp":1730235312693,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/icci-cc.2017.8109751","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T21:49:41Z","timestamp":1510868981000},"page":"207-212","source":"Crossref","is-referenced-by-count":2,"title":["Model based formal design for MVB system"],"prefix":"10.1109","author":[{"given":"Ji","family":"Qi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guiming","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Iec 61375–1","author":"commission","year":"1999","journal-title":"Train Communication Network"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2007.901868"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18369-0_19"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIIS.2010.36"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ITEC-AP.2014.6940616"},{"key":"ref15","article-title":"Error correction verification method and apparatus using crc check remainders","author":"zook","year":"1997","journal-title":"US Patent"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855925"},{"key":"ref4","article-title":"Universal fpga\/asic matrix-vector multiplication architecture","author":"davis","year":"2016","journal-title":"US Patent"},{"key":"ref3","article-title":"Accelerating deep convolutional neural networks using specialized hardware","volume":"2","author":"ovtcharov","year":"2015","journal-title":"Microsoft Research Whitepaper"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2002.1067982"},{"journal-title":"High Level Synthesis Introduction to Chip and System Design","year":"2012","author":"gajski","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/7333.918276"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.renene.2009.02.029"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2012.2196446"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377653"},{"key":"ref9","first-page":"81","volume":"21","author":"kirrmann","year":"2001","journal-title":"The IEC\/IEEE Train Communication Network"}],"event":{"name":"2017 IEEE 16th International Conference on Cognitive Informatics & Cognitive Computing (ICCI*CC)","start":{"date-parts":[[2017,7,26]]},"location":"Oxford","end":{"date-parts":[[2017,7,28]]}},"container-title":["2017 IEEE 16th International Conference on Cognitive Informatics & Cognitive Computing (ICCI*CC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8100805\/8109722\/08109751.pdf?arnumber=8109751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T23:03:13Z","timestamp":1513638193000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8109751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icci-cc.2017.8109751","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}