{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:26:57Z","timestamp":1729636017542,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/iccnc.2017.7876185","type":"proceedings-article","created":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T04:16:38Z","timestamp":1489464998000},"page":"536-540","source":"Crossref","is-referenced-by-count":2,"title":["Toward carrier-scale general-purpose node"],"prefix":"10.1109","author":[{"given":"Tomohiro","family":"Korikawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akio","family":"Kawabata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akeo","family":"Masuda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"141","article-title":"Toward Predictable Performance in Software Packet-Processing Platforms","author":"dobrescu","year":"2012","journal-title":"Presented as part of the 9th USENIX Symposium on Networked Systems Design and Implementation (NSDI12)"},{"journal-title":"netsniff-ng toolkit","year":"0","key":"ref11"},{"journal-title":"ARM Cortex-A15 MPCore Processor Technical Reference Manual","year":"2016","key":"ref12"},{"journal-title":"Oprofile","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555789"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1145\/1394608.1382159","article-title":"3D-Stacked Memory Architectures for Multi-core Processors","volume":"36","author":"loh","year":"2008","journal-title":"SIGARCH Comput Archit News"},{"journal-title":"Hybrid Memory Cube Consortium Hybrid Memory Cube Specification","year":"2014","key":"ref16"},{"journal-title":"JEDEC high bandwidth memory (HBM) dram","year":"2013","key":"ref17"},{"journal-title":"Addressing Next-Generation Memory Requirements Using Altera FPGAs and HMC Technology","year":"2014","key":"ref18"},{"journal-title":"Hybrid Memory Cube (HMC) Xilinx FPGA Controller IP Core Xilinx Open-Silicon","year":"2014","key":"ref19"},{"journal-title":"DPDKStat 40Gbps Statistical Traffic Analysis with Off-the-Shelf Hardware","year":"2016","author":"trevisan","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2015.7110116"},{"key":"ref6","first-page":"333","article-title":"Flexible Control of Parallelism in a Multiprocessor PC Router","author":"chen","year":"2001","journal-title":"Proc General Track 2001 Usenix Ann Technical Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1851275.1851207"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629578"},{"journal-title":"Lagopus Switch a high performance software OpenFlow 1 3 switch","year":"0","key":"ref2"},{"journal-title":"Intel data plane development kit","year":"0","key":"ref1"},{"journal-title":"Lagopus-FPGA a reprogrammable data plane for highperformance software SDN switches","year":"0","author":"yamazaki","key":"ref9"},{"journal-title":"Peering over the Memory Wall Design Space and Performance Analys$i$s of the Hybrid Memory Cube","year":"2012","author":"rosenfeld","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2833179.2833184"}],"event":{"name":"2017 International Conference on Computing, Networking and Communications (ICNC)","start":{"date-parts":[[2017,1,26]]},"location":"Silicon Valley, CA, USA","end":{"date-parts":[[2017,1,29]]}},"container-title":["2017 International Conference on Computing, Networking and Communications (ICNC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7871262\/7876087\/07876185.pdf?arnumber=7876185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T17:54:20Z","timestamp":1568915660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7876185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iccnc.2017.7876185","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}