{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:47:34Z","timestamp":1775069254119,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iccsce.2015.7482151","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:07:28Z","timestamp":1464887248000},"page":"19-23","source":"Crossref","is-referenced-by-count":9,"title":["Logical Effort Analysis of various VLSI design algorithms"],"prefix":"10.1109","author":[{"given":"Rommel M","family":"Anacan","sequence":"first","affiliation":[]},{"given":"Josephine L.","family":"Bagay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.759070"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/4.736655","article-title":"A comprehensive delay macro modelling for submicrometer CMOS logics","volume":"34","author":"michel","year":"1999","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","author":"sutherland","year":"1999","journal-title":"Logical effort Design Fast CMOS Circuits"},{"key":"ref13","author":"john","year":"1997","journal-title":"Application-Specific Integrated Circuits"},{"key":"ref14","author":"uyemura","year":"1999","journal-title":"CMOS Circuit Logic Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.346"},{"key":"ref16","author":"yeo","year":"2002","journal-title":"CMOS\/BiCMOS ULSI LowVoltage Low Power"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/16.622604"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.1998.715444"},{"key":"ref3","author":"reis","year":"0"},{"key":"ref6","first-page":"341","article-title":"PANEL: Cell libraries build vs. buy; static vs. dynamic","author":"keutzer","year":"1999","journal-title":"Proc 36th IEEE\/ACM Design Automation Conf"},{"key":"ref5","first-page":"415","article-title":"A virtual CMOS library approach for fast layout synthesis","author":"moraes","year":"1999","journal-title":"Proc 10th IFIP Int Conf VLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505315"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.68126"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35311-1_25"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379752"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144320"}],"event":{"name":"2015 IEEE International Conference on Control System, Computing and Engineering (ICCSCE)","location":"Penang, Malaysia","start":{"date-parts":[[2015,11,27]]},"end":{"date-parts":[[2015,11,29]]}},"container-title":["2015 IEEE International Conference on Control System, Computing and Engineering (ICCSCE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7468595\/7482142\/07482151.pdf?arnumber=7482151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:36:27Z","timestamp":1498318587000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccsce.2015.7482151","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}