{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:33:07Z","timestamp":1725593587238},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/icct46805.2019.8947228","type":"proceedings-article","created":{"date-parts":[[2020,1,3]],"date-time":"2020-01-03T00:42:22Z","timestamp":1578012142000},"page":"1015-1019","source":"Crossref","is-referenced-by-count":2,"title":["A 6-12GHz Wideband Programmable Phase-Locked Loop in 65 nm CMOS"],"prefix":"10.1109","author":[{"given":"Yang","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Zhiping","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Xunping","family":"Hou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer[J]. IEEE Journal of Solid-State Circuits","author":"kong","year":"2016"},{"key":"ref3","article-title":"7.1 An 802.11ac dual-band reconfigurable transceiver supporting up to four VHT80 spatial streams with 116fsrms-jitter frequency synthesizer and integrated LNA\/PA delivering 256QAM 19dBm per stream achieving 1.733Gb\/s PHY rate[C]\/\/","author":"chen","year":"2017","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2014.6872706"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417895"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889360"},{"key":"ref8","first-page":"1","article-title":"A 0.0021 mm² 1.82 mW 2.2 GHz PLL Using Time-Based Integral Control in 65 nm CMOS[J]","author":"zhu","year":"2017","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref7","first-page":"52","article-title":"A 5.5-7.3GHz Analog Fractional-N Sampling PLL in 28nm CMOS with 75fsrms Jitter and -249.7dB FoM","author":"wu","year":"2018","journal-title":"RFIC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820149"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2104551"}],"event":{"name":"2019 IEEE 19th International Conference on Communication Technology (ICCT)","start":{"date-parts":[[2019,10,16]]},"location":"Xi'an, China","end":{"date-parts":[[2019,10,19]]}},"container-title":["2019 IEEE 19th International Conference on Communication Technology (ICCT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8943077\/8946993\/08947228.pdf?arnumber=8947228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:47:59Z","timestamp":1658094479000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8947228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icct46805.2019.8947228","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}