{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:23:05Z","timestamp":1759332185718,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,23]],"date-time":"2024-04-23T00:00:00Z","timestamp":1713830400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,23]],"date-time":"2024-04-23T00:00:00Z","timestamp":1713830400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,23]]},"DOI":"10.1109\/icdcs59278.2024.10561038","type":"proceedings-article","created":{"date-parts":[[2024,6,26]],"date-time":"2024-06-26T17:52:00Z","timestamp":1719424320000},"page":"291-295","source":"Crossref","is-referenced-by-count":2,"title":["Design and Analysis of 4 Bit Multipliers Using Pass Transistor Logic and Gate Diffusion Input Technique Using 18nm FinFET Technology"],"prefix":"10.1109","author":[{"given":"Pavithara","family":"P","sequence":"first","affiliation":[{"name":"Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India"}]},{"given":"Ramesh","family":"M","sequence":"additional","affiliation":[{"name":"M.Kumarasamy College of Engineering,Department of Electrical and Electronics Engineering,Karur,India"}]},{"given":"Prabu","family":"M","sequence":"additional","affiliation":[{"name":"Nandha Engineering College,Department of Electrical and Electronics Engineering,Erode,India"}]},{"given":"Kavin Kumar","family":"K","sequence":"additional","affiliation":[{"name":"Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India"}]},{"given":"Ponmurugan","family":"P","sequence":"additional","affiliation":[{"name":"Meenakshi Academy of Higher Education & Research (Deemed to be Univeristy),Chennai,India"}]},{"given":"Udaya Suriyan","family":"V","sequence":"additional","affiliation":[{"name":"Kongu Engineering College,Department of Electronics and Communication Engineering,Erode,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-2919-8_22"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1504\/IJNT.2023.131120"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSEC49089.2020.9215317"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1757-899X\/1126\/1\/012041"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1142\/s0218126624500154"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/icaccs57279.2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/icp.2023.1416"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.12785\/ijcds\/130151"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCCM.2013.6648909"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-019-04039-6"},{"issue":"10","key":"ref11","first-page":"2789","article-title":"An Efficient Method for Brain Tumor Detection Using Texture Features and SVM Classifier in MR Images","volume":"19","author":"Kavin Kumar","year":"2018","journal-title":"PubMed"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3233\/jifs-201691"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.32604\/csse.2023.033927"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/rpg2.12760"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICAAIC56838.2023.10140635"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.32604\/csse.2023.033927"},{"key":"ref17","first-page":"344","article-title":"XNOR-XOR based Full Adder Using Dou-ble PTL","volume-title":"International Conference on Advances in Electronics, Communication\u2019 - Computing and Intelligent Information Systems (ICAECIS) IEEE","author":"Khanum","year":"2023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1080\/1448837X.2022.2068468"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-022-02287-x"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-022-02016-8"},{"key":"ref21","first-page":"206","article-title":"Design of Low Power PTL Based Adders for Mu-ltiplier in 90nm CMOS Process","volume-title":"4th International Conference on Signal Processing and Communication (ICSPC) IEEE","author":"Sam","year":"2023"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICESC48915.2020.9155707"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2023.2204857"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.12928\/telkomnika.v21i5.24304"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2021.1962746"}],"event":{"name":"2024 7th International Conference on Devices, Circuits and Systems (ICDCS)","start":{"date-parts":[[2024,4,23]]},"location":"Coimbatore, India","end":{"date-parts":[[2024,4,24]]}},"container-title":["2024 7th International Conference on Devices, Circuits and Systems (ICDCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10560478\/10560483\/10561038.pdf?arnumber=10561038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,27]],"date-time":"2024-06-27T05:23:18Z","timestamp":1719465798000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10561038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,23]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/icdcs59278.2024.10561038","relation":{},"subject":[],"published":{"date-parts":[[2024,4,23]]}}}