{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:04:49Z","timestamp":1729631089685,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/icdcsw.2004.1284134","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"864-870","source":"Crossref","is-referenced-by-count":5,"title":["CODACS prototype: CHIARA language and its compiler"],"prefix":"10.1109","author":[{"given":"L.","family":"Verdoscia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Danelutto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Esposito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"GIDEL LTD Proc20ke board","year":"1999","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707890"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.730733"},{"key":"ref13","first-page":"309","article-title":"High Level Compiling for Low level Machines","author":"o'donnel","year":"1993","journal-title":"Proc of the IFIP WG10 3 on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism"},{"key":"ref14","article-title":"VCG –Visualization of Compiler Graphs","author":"sander","year":"1995","journal-title":"Technical Report A01-95 Universität des Saarlandes FB 14 Informatik"},{"key":"ref15","first-page":"129","article-title":"A Functional Dataflow Architecture dedicated to Real-time Image Processing","author":"serot","year":"1993","journal-title":"Proc of the IFIP WG10 3 on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism"},{"key":"ref16","article-title":"A Dynamically Reconfigurable Processor for Dataflow Graph Execution","author":"verdoscia","year":"2002","journal-title":"The National Technological University Press"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45706-2_74"},{"key":"ref18","first-page":"111","article-title":"Introduction to CHIARA language","author":"verdoscia","year":"2001","journal-title":"Technical Report 20 CNR Research Center on Parallel Computing and Supercomputers Via Castellino"},{"key":"ref19","first-page":"111","article-title":"CHIARA Grammar","author":"verdoscia","year":"2002","journal-title":"Technical Report 8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4330070305"},{"key":"ref3","first-page":"319","article-title":"A Static Approach to Process Mapping in Massively Parallel Systems","author":"antonelli","year":"1988","journal-title":"IFIP Working Group 10 3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1016\/0743-7315(87)90018-9","article-title":"On Mapping Parallel Algorithms into Parallel Architectures","volume":"4","author":"berman","year":"1987","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/net.3230240602"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"journal-title":"ALTERA Corporation APEX 20K Devices System on a Programmable Chip Solutions","year":"2001","key":"ref2"},{"journal-title":"AbsInt aiSee","year":"0","key":"ref1"},{"key":"ref9","article-title":"Functional Programming on Bunch of Processors","author":"danelutto","year":"1993","journal-title":"Technical Report TR-17\/93"},{"key":"ref20","first-page":"111","article-title":"CHIARA user manual (in Italian)","author":"verdoscia","year":"2002","journal-title":"Technical Report 1 CNR Institute for High Performance Computing and Networks Via Castellino"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BF02684377"},{"key":"ref21","first-page":"111","article-title":"CODACS Project: the General Architecture and its Motivation","author":"verdoscia","year":"2002","journal-title":"Technical Report 5"}],"event":{"name":"24th International Conference on Distributed Computing Systems Workshops, 2004. Proceedings.","start":{"date-parts":[[2004,3,24]]},"location":"Hachioji, Tokyo, Japan","end":{"date-parts":[[2004,3,24]]}},"container-title":["24th International Conference on Distributed Computing Systems Workshops, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9027\/28651\/01284134.pdf?arnumber=1284134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:56:32Z","timestamp":1497599792000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1284134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/icdcsw.2004.1284134","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}