{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:13:00Z","timestamp":1729642380891,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/icdcsw.2004.1284138","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"890-895","source":"Crossref","is-referenced-by-count":2,"title":["Leakage energy reduction in register renaming"],"prefix":"10.1109","author":[{"given":"M.","family":"Goto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"The Microarchitecture of the Pentium 4 Processor","author":"hinton","year":"2001","journal-title":"Intel Technical Journal"},{"key":"ref11","article-title":"Low Power and Low Voltage MOSFETs with Variable Threshold Voltage Controlled by Back-Bias","volume":"e83 c","author":"hiramoto","year":"2000","journal-title":"IEICE Transactions on Electronics"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1145\/280756.280939","article-title":"A low power SRAM using auto-backgate-controlled MT-CMOS","author":"nii","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref13","article-title":"Reducing Register Ports for Higher Speed and Lower Power","author":"park","year":"2002","journal-title":"International Symposium on Microarchitecture"},{"key":"ref14","article-title":"The Need for Large Register Files in Integer Codes","author":"postiff","year":"2000","journal-title":"Technical Report CSE-TR-434-00"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"journal-title":"Simple Scalar LLC","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/327070.327125","article-title":"Implementation of Precise Interrupts in Pipelined Processors","author":"smith","year":"1985","journal-title":"International Symposium on Computer Architecture"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/54.970420"},{"key":"ref19","article-title":"VR7700: A High Performance Out-Of-Order Superscalar Microprocessor with Integrated L2 Cache and Peripherals","volume":"vi","author":"tajima","year":"2003","journal-title":"Cool Chips"},{"key":"ref4","article-title":"Networking Gets XStream","volume":"14","author":"glaskowsky","year":"2000","journal-title":"Microprocessor Report"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545232","article-title":"Drowsy Caches: Techniques for Reducing Leakage Power","author":"flautner","year":"2002","journal-title":"International Symposium on Computer Architecture"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"key":"ref5","article-title":"MemoryLogix Makes Tiny x86","volume":"16","author":"glaskowsky","year":"2002","journal-title":"Microprocessor Report"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.1996.542322","article-title":"A 0.9V, 150MHz, 10m W, 4mm 2, 2- D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme","author":"kuroda","year":"1996","journal-title":"International Solid State Circuit Conference"},{"key":"ref7","article-title":"The Halla: An ARMI0 Compatible 1.2GHz Processor","author":"kim","year":"2002","journal-title":"NE Embedded Processor Symposium"},{"key":"ref2","article-title":"Measuring Experimental Error in Microprocessor Simulation","author":"desikan","year":"2001","journal-title":"International Symposium on Computer Architecture"},{"key":"ref1","article-title":"A 500-MHz Embedded Out-Of-Order Superscalar Microprocessor","volume":"e85 c","author":"daito","year":"2002","journal-title":"IErCE Transactions on Electronics"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955040"},{"key":"ref20","article-title":"Register File Access Reduction by Data Reuse","author":"takamura","year":"2002","journal-title":"international workshop on Power and Timing Modeling Optimization and Simulation"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876058"}],"event":{"name":"24th International Conference on Distributed Computing Systems Workshops, 2004. Proceedings.","start":{"date-parts":[[2004,3,24]]},"location":"Hachioji, Tokyo, Japan","end":{"date-parts":[[2004,3,24]]}},"container-title":["24th International Conference on Distributed Computing Systems Workshops, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9027\/28651\/01284138.pdf?arnumber=1284138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:56:32Z","timestamp":1497585392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1284138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/icdcsw.2004.1284138","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}