{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T21:54:35Z","timestamp":1730238875988,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/icdipc.2019.8723868","type":"proceedings-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:47:46Z","timestamp":1559256466000},"page":"41-46","source":"Crossref","is-referenced-by-count":0,"title":["Average Power Consumption Estimation and Momentary Power Consumption Profile Generation of a Softcore Processor"],"prefix":"10.1109","author":[{"given":"Firat","family":"Kula","sequence":"first","affiliation":[]},{"given":"Berna","family":"Ors","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Cyclic Redundancy Checking","year":"2001","author":"matloff","key":"ref33"},{"journal-title":"UNIX The Textbook Third Edition","year":"2017","author":"sarwar","key":"ref32"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"ref31"},{"journal-title":"Differential power analysis","year":"1999","author":"kocher","key":"ref30"},{"journal-title":"Announcing the Advanced Encryption Standard (AES)","year":"2001","key":"ref37"},{"year":"0","key":"ref36","article-title":"MATLAB"},{"journal-title":"Serial Peripheral Interface Bus","year":"2012","author":"russell","key":"ref35"},{"journal-title":"Analog and Digital Filters - Design and Realization","year":"1979","author":"lami","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"journal-title":"PULPino Datasheet","year":"2017","author":"traber","key":"ref11"},{"key":"ref12","first-page":"199","volume":"12","author":"h\u00f6ller","year":"2014","journal-title":"IoT Reference Architecture"},{"journal-title":"The RI5CY User Manual","year":"2017","key":"ref13"},{"journal-title":"Xilinx XPower Estimator User Guide","year":"2017","key":"ref14"},{"journal-title":"PowerPlay Power Analysis","year":"2013","key":"ref15"},{"year":"0","key":"ref16","article-title":"GitHub, PULPino"},{"article-title":"ModelSim","year":"0","author":"graphics","key":"ref17"},{"year":"0","key":"ref18","article-title":"Verilator"},{"year":"0","key":"ref19","article-title":"Vivado"},{"year":"0","key":"ref28","article-title":"WCET"},{"journal-title":"RISC-V Instruction Set Manual Volume 1","year":"2017","author":"waterman","key":"ref4"},{"journal-title":"AC701 Evaluation Board for the Artix-7 FPGA","year":"2015","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.3287"},{"year":"2013","key":"ref6","article-title":"ORCA - FPGA-optimized RISC-V"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4271-4"},{"key":"ref5","article-title":"The rocket chip generator","author":"asanovi?","year":"2016","journal-title":"Tech Rep UCB\/EECS-2016-17"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231305"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106987"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASTech.2011.6145181"},{"article-title":"Verifying PULPino RISCY core for a google accelerator with STING","year":"2017","author":"choudhury","key":"ref9"},{"key":"ref1","article-title":"The soft core processors: A review","author":"nade","year":"2015","journal-title":"International Journal of Innovative Research In Electrical ELlectronics Instrumentation and Control Engineering"},{"year":"2017","key":"ref20","article-title":"ZedBoard Getting Started Guide"},{"journal-title":"Linux Mint","year":"0","key":"ref22"},{"journal-title":"Linux Quick Reference Guide","year":"2018","author":"raffo","key":"ref21"},{"journal-title":"SystemVerilog 3 1a Language Reference Manual","year":"2004","key":"ref24"},{"year":"0","key":"ref23","article-title":"GitHub, RI5CY Toolchain"},{"journal-title":"An Overview oj the Secure Shell (SSH)","year":"2008","key":"ref26"},{"journal-title":"IEEE Std 1364-2001","article-title":"IEEE Standard Verilog Hardware Description Language","year":"2001","key":"ref25"}],"event":{"name":"2019 Seventh International Conference on Digital Information Processing and Communications (ICDIPC)","start":{"date-parts":[[2019,5,2]]},"location":"Trabzon, Turkey","end":{"date-parts":[[2019,5,4]]}},"container-title":["2019 Seventh International Conference on Digital Information Processing and Communications (ICDIPC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718783\/8723665\/08723868.pdf?arnumber=8723868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:55:07Z","timestamp":1658094907000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8723868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/icdipc.2019.8723868","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}