{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:47:53Z","timestamp":1725612473260},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/icdsp.2013.6622745","type":"proceedings-article","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T21:46:58Z","timestamp":1382046418000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["A versatile platform for characterization of solid-state memory channels"],"prefix":"10.1109","author":[{"given":"N.","family":"Papandreou","sequence":"first","affiliation":[]},{"given":"Th.","family":"Antonakopoulos","sequence":"additional","affiliation":[]},{"given":"U.","family":"Egger","sequence":"additional","affiliation":[]},{"given":"A.","family":"Palli","sequence":"additional","affiliation":[]},{"given":"H.","family":"Pozidis","sequence":"additional","affiliation":[]},{"given":"E.","family":"Eleftheriou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488741"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2016397"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2012.6213671"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937569"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288200"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339743"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2163967"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.71"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2007.4290561"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2012.6210106"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215094"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272049"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724687"}],"event":{"name":"2013 18th International Conference on Digital Signal Processing (DSP)","start":{"date-parts":[[2013,7,1]]},"location":"Fira, Santorini, Greece","end":{"date-parts":[[2013,7,3]]}},"container-title":["2013 18th International Conference on Digital Signal Processing (DSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6599036\/6622665\/06622745.pdf?arnumber=6622745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:09:20Z","timestamp":1490216960000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6622745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icdsp.2013.6622745","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}