{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:01:31Z","timestamp":1725429691250},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/iceac.2011.6136701","type":"proceedings-article","created":{"date-parts":[[2012,1,31]],"date-time":"2012-01-31T16:40:44Z","timestamp":1328028044000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Tag simplification: Achieving power efficiency through reducing the complexity of the wakeup logic"],"prefix":"10.1109","author":[{"given":"Mehmet Burak","family":"Aykenar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammet","family":"Ozgur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vehbi Esref","family":"Bayraktar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oguz","family":"Ergin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360136"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"ref12","first-page":"118","article-title":"A circuit-level implementation of fast, energy-efficient comparators for highperformance microprocessors","author":"ergin","year":"2002","journal-title":"Proc Int Conf Computer Design (ICCD)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/859622.859623"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077613"},{"key":"ref15","article-title":"Reducing delay and power consumption of the wakeup logic through instruction packing and tag memoization","author":"sharkey","year":"2004","journal-title":"Proc of the 4th Workshop on Power-Aware Computer Systems"},{"key":"ref16","first-page":"43","article-title":"Energy-efficient dynamic instruction scheduling logic through instruction grouping","author":"sasaki","year":"2006","journal-title":"Proc ISLPED"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335263"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126610006992"},{"key":"ref4","article-title":"Adaptive issue queue for reduced power at high Performance","author":"buyuktosunoglu","year":"2000","journal-title":"IBM Research Report RC 21874"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"ref6","article-title":"M-SIM: A flexible, multithreaded architectural simulation environment","author":"sharkey","year":"2005","journal-title":"Tech Report CS-TR-05-DPO1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.814321"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.962281"},{"key":"ref9","article-title":"Alpha processors: A history of power issues and a look to the future","author":"wilcox","year":"1999","journal-title":"Proceedings of the CooIChips tutorial An Industrial Perspective on Low Power Processor Design in conjunction MICRO-33"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1995.512398"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.962282"},{"key":"ref22","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566456"},{"key":"ref24","first-page":"225","article-title":"A high-speed dynamic instruction scheduling scheme for superscalar processors","author":"goshima","year":"2001","journal-title":"Proc 34th Ann IEEE\/ACM Int'l Symp Microarchitecture (Micro 01)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250704"}],"event":{"name":"2011 International Conference on Energy Aware Computing (ICEAC)","start":{"date-parts":[[2011,11,30]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2011,12,2]]}},"container-title":["2011 International Conference on Energy Aware Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6128789\/6136673\/06136701.pdf?arnumber=6136701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:35:40Z","timestamp":1497965740000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136701\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iceac.2011.6136701","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}