{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:06:10Z","timestamp":1761581170183,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/iceac.2013.6737647","type":"proceedings-article","created":{"date-parts":[[2014,2,13]],"date-time":"2014-02-13T17:45:55Z","timestamp":1392313555000},"page":"109-114","source":"Crossref","is-referenced-by-count":4,"title":["Energy-delay performance of capacitive threshold logic (CTL) circuits for threshold detection"],"prefix":"10.1109","author":[{"given":"Furkan","family":"Ercan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Muhtaroglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1049\/el:19870674"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"journal-title":"Architectural Assesment of ABACUS Multiplier with Respect to Other Multipliers","year":"2013","author":"grdr","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/S0968-090X(97)00016-8"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.475711"},{"key":"1","article-title":"ABACUS: A novel array multiplieraccumulator architecture for low energy applications","author":"muhtaroglu","year":"2010","journal-title":"IEEE"},{"journal-title":"Practical Low Cost Implementat Ions of Threshold Logic Functions","year":"2001","author":"quintana","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.508266"},{"key":"6","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1023\/B:ALOG.0000031434.48142.a3","article-title":"A balanced capacitive threshold logic gate","volume":"40","author":"garcia","year":"2003","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.508261"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/10.247801"},{"journal-title":"Threshold Logic Using Complementary MOS Device","year":"1975","author":"hampel","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777904"}],"event":{"name":"2013 Fourth Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC)","start":{"date-parts":[[2013,12,16]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 4th Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720514\/6737624\/06737647.pdf?arnumber=6737647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:51:19Z","timestamp":1498103479000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6737647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iceac.2013.6737647","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}