{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:25:05Z","timestamp":1729610705502,"version":"3.28.0"},"reference-count":71,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/iceac.2013.6737650","type":"proceedings-article","created":{"date-parts":[[2014,2,13]],"date-time":"2014-02-13T17:45:55Z","timestamp":1392313555000},"page":"125-130","source":"Crossref","is-referenced-by-count":0,"title":["On Through Silicon Vias as used in three dimensional integrated circuits"],"prefix":"10.1109","author":[{"given":"Robert","family":"Minvielle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magdy","family":"Bayoumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/EDL.1980.25252","article-title":"one-gate-wide cmos inverter on laser-recrystallized polysilicon","volume":"1","author":"gibbons","year":"1980","journal-title":"IEEE Electron Device Letters"},{"key":"36","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/EDL.1981.25421","article-title":"a high density cmos inverter with stacked transistors","volume":"2","author":"colinge","year":"1981","journal-title":"IEEE Electron Device Letters"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269320"},{"journal-title":"Wafer Level 3-D ICs Process Technology","year":"2008","author":"chuan seng","key":"34"},{"year":"0","key":"39"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1983.25766"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1991.235336"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550028"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.854267"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.834735"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051719"},{"key":"67","doi-asserted-by":"publisher","DOI":"10.1016\/S1369-8001(02)00133-6"},{"key":"66","article-title":"3D interconnect through aligned wafer level bonding","author":"paul","year":"2002","journal-title":"Electronic Components and Technology Conference 2002 Proceedings 52nd IEEE"},{"key":"69","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1016\/0924-4247(93)00653-L","article-title":"Low-temperature silicon wafer-towafer bonding using gold at eutectic temperature","volume":"43","author":"wolffenbuttel","year":"1994","journal-title":"Sensors and Actuators A Physical"},{"key":"68","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.matsci.28.1.215"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9317(03)00089-3"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/5.704259"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1116\/1.3065991"},{"key":"25","article-title":"IMP Ta\/Cu s eed layer technology for highaspect-ratio via fill by electroplating, and its application to multilevel single-damascene copper interconnects","author":"imran","year":"1998","journal-title":"Microelectronic Manufacturing International Society for Optics and Photonics"},{"key":"26","article-title":"Development and evaluation of 3-D SiP with vertically interconnected through silicon vias (TSV)","author":"dong min","year":"2007","journal-title":"Electronic Components and Technology Conference 2007 ECTC07"},{"key":"27","first-page":"384385","author":"cho","year":"2007","journal-title":"Filling of Very Fine Via Holes for 3D SiP by Using Ionized Metal Plasma Sputtering and Electroplating International Conference Electronic Packaging"},{"key":"28","first-page":"239","article-title":"High performance temporary adhesives for wafer bonding applications","author":"puligadda","year":"2007","journal-title":"MRS Proceed V 970 Enabling Technologies for 3D Integration"},{"journal-title":"NASA 2009 Body of Knowledge (Bok) Through-Silicon Via Technology","year":"2009","author":"david","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"2","article-title":"Friedman. Three-dimensional integrated circuit design","author":"pavlidis visileios","year":"2010","journal-title":"Morgan Kaufmann"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0245"},{"journal-title":"Hourglass-shaped Conductive Connection Through Semiconductor Structures","year":"1972","author":"stuby","key":"7"},{"key":"30","article-title":"TSV manufacturing yield and hidden costs for 3D IC integration","author":"lau john","year":"2010","journal-title":"Electronic Components and Technology Conference (ECTC) 2010 Proceedings 60th"},{"key":"6","article-title":"How to reduce power in 3d ic designs: A case study with opensparc t2 core","author":"moongon","year":"2013","journal-title":"Custom Integrated Circuits Conference 2013"},{"key":"5","article-title":"Die stacking (3D) microarchitecture","author":"bryan","year":"2006","journal-title":"Microarchitecture 2006 MICRO-39 39th Annual IEEE\/ACM International Symposium on"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499187"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977342"},{"key":"31","volume":"2","author":"rabaey jan","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"70","doi-asserted-by":"publisher","DOI":"10.1109\/5.704262"},{"key":"71","article-title":"3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 m pitch through-Si vias","author":"bart","year":"2006","journal-title":"2006 International Electron Devices Meeting IEDM"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1038\/21526"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/S0375-9601(02)01365-8"},{"key":"59","article-title":"300mm wafer thinning and backside passivation compatibility with temporary wafer bonding for 3D stacked IC applications","author":"anne","year":"2010","journal-title":"2010 IEEE International 3D Systems Integration Conference (3DIC) 3DIC"},{"key":"58","first-page":"2108","article-title":"Chemical vapor deposition of tungsten (CVD W) as submicron interconnection and via stud","volume":"7","author":"peiing","year":"1989","journal-title":"Journal of the Electrochemical Society 136"},{"key":"57","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2114885"},{"key":"56","doi-asserted-by":"crossref","first-page":"606","DOI":"10.1116\/1.1710493","article-title":"Etching of high aspect ratio structures in Si using SF6\/O2\/HBr and SF6\/O2\/CI2 plasma","volume":"22","author":"sergi","year":"2004","journal-title":"Journal of Vacuum Science & Technology A Vacuum Surfaces and Films"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/s005420050003"},{"key":"55","article-title":"Characteristics of RIE SF6\/O2\/Ar Plasmas on n-Silicon Etching","author":"siti azlina","year":"2006","journal-title":"Semiconductor Electronics 2006 ICSE '06 IEEE International Conference on"},{"key":"17","article-title":"Milestones in deep reactive ion etching","volume":"2","author":"laermer","year":"2005","journal-title":"Solid-State Sensors Actuators and Micro Systems 2005"},{"key":"18","volume":"501","author":"franz","year":"1996","journal-title":"Method of anisotropically etching silicon"},{"key":"15","first-page":"9","author":"gerke","year":"2009","journal-title":"NASA 2009 Body of Knowledge (BoK) Through-Silicon Via Technology JPL Publication"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/6\/065307"},{"key":"13","article-title":"Characteristics of thin-film devices for a stack-type MCM","author":"shuji","year":"1992","journal-title":"Multi-Chip Module Conference 1992 MCMC-92 Proceedings 1992 IEEE"},{"key":"14","article-title":"Through silicon via and 3-D wafer\/chip stacking technology","author":"kenji","year":"2006","journal-title":"VLSI Circuits 2006 Digest of Technical Papers 2006 Symposium On IEEE"},{"journal-title":"Handbook of 3D Integration Volume 1-Technology and Applications of 3D Integrated Circuits","year":"2011","author":"garrou","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9317(88)90018-4"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MEMSYS.1999.746812"},{"year":"0","key":"20"},{"key":"64","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796762"},{"key":"65","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550076"},{"key":"62","doi-asserted-by":"publisher","DOI":"10.1016\/S0890-6955(98)00079-0"},{"key":"63","doi-asserted-by":"publisher","DOI":"10.1016\/S0890-6955(00)00101-2"},{"key":"60","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490637"},{"key":"61","article-title":"Advanced wafer thinning technologies to enable multichip packages","author":"sandhya","year":"2005","journal-title":"2005 IEEE Workshop on Microelectronics and Electron Devices 2005 WMED 05"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"48","volume":"12","author":"hill mark","year":"1984","journal-title":"Experimental Evaluation of On-chip Microprocessor Cache Memories"},{"key":"45","article-title":"Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3dintegrated processors","author":"kiran","year":"2007","journal-title":"High Performance Computer Architecture 2007 HPCA 2007 IEEE 13th International Symposium on"},{"journal-title":"3-D Integrated Circuit Design","year":"2010","author":"yuan","key":"44"},{"key":"47","article-title":"Die stacking (3D) microarchitecture","author":"bryan","year":"2006","journal-title":"Microarchitecture 2006 MICRO-39 39th Annual IEEE\/ACM International Symposium on"},{"key":"46","article-title":"Through-silicon-via management during 3D physical design: When to add and how many","author":"mohit","year":"2010","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2004.1270547"},{"year":"0","key":"51"},{"key":"52","article-title":"3D-stacked memory architectures for multi-core processors","volume":"36","author":"loh gabriel","year":"2008","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"53","article-title":"A software-supported methodology for designing high-performance 3D FPGA architectures","author":"kostas","year":"2007","journal-title":"Very Large Scale Integration 2007 VLSI-SoC 2007 IFIP International Conference on"},{"key":"54","article-title":"Mechanisms of silicon etching in fluorine-and chlorine-containing plasmas","author":"flamm daniel","year":"1990","journal-title":"Electronics Research Laboratory College of Engineering"},{"year":"0","key":"50"}],"event":{"name":"2013 Fourth Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC)","start":{"date-parts":[[2013,12,16]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 4th Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720514\/6737624\/06737650.pdf?arnumber=6737650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:51:19Z","timestamp":1498103479000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6737650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":71,"URL":"https:\/\/doi.org\/10.1109\/iceac.2013.6737650","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}