{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:04:58Z","timestamp":1725710698014},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,12,1]]},"DOI":"10.1109\/icecocs55148.2022.9982942","type":"proceedings-article","created":{"date-parts":[[2022,12,21]],"date-time":"2022-12-21T13:57:33Z","timestamp":1671631053000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["An Algorithm for Gate Resizing to Reduce Power Dissipation in Combinational Digital Designs"],"prefix":"10.1109","volume":"13","author":[{"given":"Noureddine","family":"Chabini","sequence":"first","affiliation":[{"name":"Royal Military College of Canada,Department of Electrical and Computer Engineering,Kingston,Ontario,Canada"}]},{"given":"Said","family":"Belkouch","sequence":"additional","affiliation":[{"name":"University of Cadi Ayyad,National School of Applied Sciences,Marrakech,Morocco"}]},{"given":"Mohamed","family":"Najoui","sequence":"additional","affiliation":[{"name":"ENSAM-Rabat Mohammed V University in Rabat,E2SN Team,Rabat,Morocco"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/43.298040","article-title":"Strongly NP-Hard Discrete Gate-Sizing Problems","volume":"13","author":"li","year":"1994","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.645070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505311"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2647956"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.92"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090777"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801231"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2484299"}],"event":{"name":"2022 IEEE 3rd International Conference on Electronics, Control, Optimization and Computer Science (ICECOCS)","start":{"date-parts":[[2022,12,1]]},"location":"Fez, Morocco","end":{"date-parts":[[2022,12,2]]}},"container-title":["2022 IEEE 3rd International Conference on Electronics, Control, Optimization and Computer Science (ICECOCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9982722\/9982807\/09982942.pdf?arnumber=9982942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T14:27:38Z","timestamp":1673879258000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9982942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecocs55148.2022.9982942","relation":{},"subject":[],"published":{"date-parts":[[2022,12,1]]}}}