{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:26:54Z","timestamp":1765355214761,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2002.1046218","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T19:45:08Z","timestamp":1056570308000},"page":"533-536","source":"Crossref","is-referenced-by-count":7,"title":["Single-inductor four-phase power-clock generator for positive-feedback adiabatic logic gates"],"prefix":"10.1109","volume":"2","author":[{"given":"A.","family":"Blotti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Borghese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Saletti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1080\/00207210010110116657"},{"key":"ref11","first-page":"9.1.1","article-title":"Variations of the Power Dissipation in Adiabatic Logic Gates","author":"amirante","year":"2001","journal-title":"Proc Int Workshop on Power and Timing Modeling Optimization and Simulation PATMOS"},{"year":"1993","author":"weste","journal-title":"Principle of CMOS VLSI Design","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref14","first-page":"159","article-title":"Adiabatic Charging Without Inductors","author":"svensson","year":"1994","journal-title":"Proc Workshop on Low Power Design"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/PESC.1995.474793"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/82.633443"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1049\/el:19961272"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"865","DOI":"10.1109\/4.845190","article-title":"MOS Reversible Recovery Logic for Ultra-Low-Energy Applications","volume":"35","author":"lim","year":"2000","journal-title":"IEEE 1 Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/313817.313876"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/383082.383124"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/92.863629"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/4.499727"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/92.335009"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISCAS.2001.922319"}],"event":{"acronym":"ICECS-02","name":"9th International Conference on Electronics, Circuits and Systems (ICECS 2002)","location":"Dubrovnik, Croatia"},"container-title":["9th International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8101\/22423\/01046218.pdf?arnumber=1046218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:43:47Z","timestamp":1497552227000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1046218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecs.2002.1046218","relation":{},"subject":[]}}