{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:54:09Z","timestamp":1722916449361},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2002.1046265","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:45:08Z","timestamp":1056584708000},"page":"701-704","source":"Crossref","is-referenced-by-count":6,"title":["Efficiency of dual supply voltage logic synthesis for low power in consideration of varying delay constraint strictness"],"prefix":"10.1109","volume":"2","author":[{"given":"T.","family":"Mahnke","sequence":"first","affiliation":[]},{"given":"S.","family":"Panenka","sequence":"additional","affiliation":[]},{"given":"M.","family":"Embacher","sequence":"additional","affiliation":[]},{"given":"W.","family":"Stechele","sequence":"additional","affiliation":[]},{"given":"W.","family":"Hoeld","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368668"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781232"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781233"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1145\/277044.277178","article-title":"Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques","author":"usami","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"year":"1998","key":"ref9","article-title":"Synopsys design power and power compiler technology backgrounder"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694988"}],"event":{"name":"9th International Conference on Electronics, Circuits and Systems (ICECS 2002)","acronym":"ICECS-02","location":"Dubrovnik, Croatia"},"container-title":["9th International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8101\/22423\/01046265.pdf?arnumber=1046265","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:43:47Z","timestamp":1497566627000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1046265\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2002.1046265","relation":{},"subject":[]}}