{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:19:18Z","timestamp":1730240358643,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2002.1046306","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:45:08Z","timestamp":1056584708000},"page":"839-841","source":"Crossref","is-referenced-by-count":0,"title":["A 2.0 GHz 4 Mb pseudo-SRAM with on-chip BIST for refresh in 0.18u CMOS technology with LVDS output data bus drivers"],"prefix":"10.1109","volume":"2","author":[{"given":"M.","family":"Bathaee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Mostoufi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ghezelayagh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Afkham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"378","article-title":"A Gb DDR SDRAM with Gain-Controlled Pre-Sensing and Refrence Bitline Calibration Schemes in the Twisted Open Bitline Architecture","volume":"24 1","author":"yoon","year":"2001","journal-title":"Proc IEEE International Solid State Circuits Conference"},{"key":"ref3","first-page":"172","article-title":"SRAM current-sense amplifier with fully compensated bit line multiplexer","volume":"11 3","author":"wicht","year":"2001","journal-title":"Proc IEEE International Solid State Circuits Conference"},{"key":"ref2","first-page":"26","article-title":"Advance Recording Chain: Its effects on Storage systems","author":"bathaee","year":"2001","journal-title":"Data Storage"},{"key":"ref1","first-page":"380","article-title":"A multi-gigabit DRAM technology with 6F2 open-bit-line cell distributed over-driven sensing and stacked-flash fuse","volume":"24 2","author":"takahashi","year":"2001","journal-title":"Proc IEEE International Solid State Circuits Conference"}],"event":{"name":"9th International Conference on Electronics, Circuits and Systems (ICECS 2002)","acronym":"ICECS-02","location":"Dubrovnik, Croatia"},"container-title":["9th International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8101\/22423\/01046306.pdf?arnumber=1046306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T21:31:45Z","timestamp":1489181505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1046306\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/icecs.2002.1046306","relation":{},"subject":[]}}