{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:55:45Z","timestamp":1722916545087},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2002.1046452","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T19:45:08Z","timestamp":1056570308000},"page":"1135-1138","source":"Crossref","is-referenced-by-count":2,"title":["Mismatch optimization for analog circuits using the DesignAssistant"],"prefix":"10.1109","volume":"3","author":[{"given":"U.","family":"Kleine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Wolf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052250"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052648"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1995.513986"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.346"},{"journal-title":"private communication","year":"0","author":"thewes","key":"ref15"},{"key":"ref4","first-page":"495","article-title":"A Novel Design Assistant for Analog Module Generators","author":"wolf","year":"1998","journal-title":"ASP-DAC'98"},{"key":"ref3","first-page":"988","article-title":"A new Design Rule Description for Automated Layout Tools","author":"zhang","year":"2000","journal-title":"CEC 2000"},{"key":"ref6","first-page":"75","article-title":"Analog Module Generators for Silicon Compilation","author":"kuhn","year":"1987","journal-title":"VLSI System Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809246"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490230403"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.18603"},{"key":"ref2","first-page":"412","article-title":"Reliability Driven Module Generation foe Analog Layouts","author":"wolf","year":"1999","journal-title":"ISCAS'99"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494330"},{"key":"ref9","article-title":"A Genetic Approach to Analog Module Placement with Simulated Annealing","author":"zhang","year":"2002","journal-title":"Proc ISCAS"}],"event":{"name":"9th International Conference on Electronics, Circuits and Systems (ICECS 2002)","acronym":"ICECS-02","location":"Dubrovnik, Croatia"},"container-title":["9th International Conference on Electronics, Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8101\/22424\/01046452.pdf?arnumber=1046452","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:35:40Z","timestamp":1489163740000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1046452\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icecs.2002.1046452","relation":{},"subject":[]}}