{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T05:28:17Z","timestamp":1734499697809,"version":"3.30.2"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2003.1301677","type":"proceedings-article","created":{"date-parts":[[2004,6,3]],"date-time":"2004-06-03T20:14:56Z","timestamp":1086293696000},"page":"998-1001","source":"Crossref","is-referenced-by-count":2,"title":["A methodology to design a multimedia processor core"],"prefix":"10.1109","author":[{"given":"A.","family":"Ramazani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Monteiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Dandache","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Lepley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2000.911492"},{"article-title":"Computer Architecture: a Quantitative Approach","year":"1996","author":"patterson","key":"ref11"},{"key":"ref12","article-title":"A Survey of New Research Direction in Microprocessors","author":"silc","year":"2000","journal-title":"Journal of Microprocessors and Microsystems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0045-7906(94)00017-B"},{"article-title":"Introduction to Probability Models","year":"1989","author":"ross","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(98)00054-X"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(94)90110-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.698949"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref8","first-page":"1231","article-title":"A Fast Implementation on FPGA Using a Pipelined Architecture for the Polynomial Division","author":"monteiro","year":"2001","journal-title":"8th IEEE Int Electrical Circuits Systems Conf"},{"key":"ref7","article-title":"A DSP Architecture Dedicated to Digital TV Modem Applications","author":"philip","year":"1998","journal-title":"IEEE DSP Workshop"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S0140-3664(99)00143-7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(95)97861-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030183"}],"event":{"name":"2003 10th IEEE International Conference on Electronics, Circuits, and Systems","acronym":"ICECS-03","location":"Sharjah, United Arab Emirates"},"container-title":["10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9125\/28921\/01301677.pdf?arnumber=1301677","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T10:05:32Z","timestamp":1734429932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1301677\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icecs.2003.1301677","relation":{},"subject":[]}}