{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:16:49Z","timestamp":1729621009049,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2003.1301853","type":"proceedings-article","created":{"date-parts":[[2004,6,3]],"date-time":"2004-06-03T16:14:56Z","timestamp":1086279296000},"page":"587-590","source":"Crossref","is-referenced-by-count":0,"title":["Modeling and analysis of path delay faults in VLSI circuits: a statistical approach"],"prefix":"10.1109","author":[{"given":"M.","family":"Hamad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1996.510096"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.20389"},{"key":"ref10","first-page":"342","article-title":"Model for delay faults based upon path","author":"smith","year":"1985","journal-title":"Proc Int'l Test Conf"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","article-title":"Delay Fault Testing for VLSI Circuits","author":"krstic","year":"1998"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/43.21819","article-title":"On path selection in combinational logic circuits","volume":"8","author":"li","year":"1989","journal-title":"IEEE Trans Comput Aided Design"},{"key":"ref5","first-page":"390","article-title":"Systern characterization of physical defects for fault analysis of MOS IC cells","author":"maly","year":"1984","journal-title":"Proc IEEE Int'l Test Conf"},{"key":"ref12","first-page":"673","article-title":"Testable path delay fault cover for sequential circuits","volume":"16","author":"krstic","year":"2000","journal-title":"Journal of Inf Science and Eng"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646634"},{"key":"ref2","first-page":"709","article-title":"Analysis of timing failures due to random AC defects in VLSI circuits","author":"tendokar","year":"1985","journal-title":"Proc 22nd Design Automation Conf"},{"key":"ref9","first-page":"418","article-title":"Efficient test coverage determination for delay faults","author":"carter","year":"1987","journal-title":"Proc Int Test Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585683"}],"event":{"name":"2003 10th IEEE International Conference on Electronics, Circuits, and Systems","acronym":"ICECS-03","location":"Sharjah, United Arab Emirates"},"container-title":["10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9125\/28926\/01301853.pdf?arnumber=1301853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:47:21Z","timestamp":1497584841000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1301853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icecs.2003.1301853","relation":{},"subject":[]}}