{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:30:32Z","timestamp":1725467432687},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2004.1399630","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"125-128","source":"Crossref","is-referenced-by-count":1,"title":["Repeater insertion combined with LGR methodology for on-chip interconnect timing optimization"],"prefix":"10.1109","author":[{"given":"M.","family":"Moreinis","sequence":"first","affiliation":[]},{"given":"A.","family":"Morgenshtein","sequence":"additional","affiliation":[]},{"given":"I.A.","family":"Wagner","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kolodny","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Berkeley Predictive Technology Model (BPTM)","year":"0","key":"13"},{"key":"14","first-page":"147","article-title":"Gigascale integration (GSI) interconnect limits and n-tier multilevel interconnect architectural solutions","author":"davis","year":"2000","journal-title":"Proc ACM Int Workshop Syst Level Interconnect Prediction (SLIP)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.65707"},{"key":"12","first-page":"99","article-title":"Logic Gates as Repeaters (LGR) for timing optimization of SoC interconnects","author":"morgenshtein","year":"2003","journal-title":"Proc IFIP Int Conf VLSI-SoC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"2","first-page":"194","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/383251.383256"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480004"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/81.886981"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.806808"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597214"}],"event":{"name":"2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","location":"Tel Aviv, Israel"},"container-title":["Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9627\/30421\/01399630.pdf?arnumber=1399630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T13:56:27Z","timestamp":1489499787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1399630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icecs.2004.1399630","relation":{},"subject":[]}}