{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:00:14Z","timestamp":1725512414915},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2004.1399705","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"411-414","source":"Crossref","is-referenced-by-count":2,"title":["Optimal resizing of bus wires in layout migration"],"prefix":"10.1109","author":[{"given":"S.","family":"Michaely","sequence":"first","affiliation":[]},{"given":"S.","family":"Wimer","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kolodny","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.365123"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144268"},{"key":"10","first-page":"14","article-title":"Improved crosstalk modeling for noise constrained interconnect optimization","author":"cong","year":"2000","journal-title":"ACM\/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998313"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655900"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1996.497611"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.945311"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183442"},{"key":"8","first-page":"616","article-title":"Techniques for crosstalk avoidance in the physical design of high performance digital systems","author":"kirkpatrick","year":"1994","journal-title":"In Proc IEEE\/ACM Int Conf Computer Aided Design"},{"key":"11","first-page":"68","article-title":"Miller factor for gate-level coupling delay calculation","author":"chen","year":"2000","journal-title":"In Proc ICCAD"}],"event":{"name":"2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","location":"Tel Aviv, Israel"},"container-title":["Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9627\/30421\/01399705.pdf?arnumber=1399705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T22:57:32Z","timestamp":1489532252000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1399705\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icecs.2004.1399705","relation":{},"subject":[]}}