{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:49:20Z","timestamp":1742399360581,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.2004.1399722","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"479-482","source":"Crossref","is-referenced-by-count":20,"title":["Automatic hardware-efficient SoC integration by QoS network on chip"],"prefix":"10.1109","author":[{"given":"E.","family":"Bolotin","sequence":"first","affiliation":[]},{"given":"A.","family":"Morgenshtein","sequence":"additional","affiliation":[]},{"given":"I.","family":"Cidon","sequence":"additional","affiliation":[]},{"family":"Ran Ginosar","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kolodny","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Specman Elite by Verisity","year":"0","key":"19"},{"key":"22","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1995-5","author":"dally","year":"1987","journal-title":"A VLSI Architecture for Concurrent Data Structures"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379046"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS) 2003 Edition","year":"0","key":"18"},{"journal-title":"AMBA Specification","year":"1999","key":"15"},{"journal-title":"The CoreConnect Bus architecture","year":"1999","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998309"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115369"},{"key":"11","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/DATE.2000.840047","article-title":"A generic architecture for on-chip packet-switched interconnections","author":"guerrier","year":"2000","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition"},{"key":"12","article-title":"A router architecture for networks on silicon","author":"rijpkema","year":"2001","journal-title":"Proc Progress Workshop Embedded Systems"},{"year":"0","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"journal-title":"OpenVera by Synopsis","year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.006"},{"key":"1","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architectmre and design process for networks on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture Special Issue on Network on Chip"},{"key":"10","article-title":"Network on a Chip: An architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proceeding of the IEEE NorChip Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"5","article-title":"Interconnect intellectual property for Network-on-Chip (NoC)","volume":"50","author":"liu","year":"2004","journal-title":"Journal of Systems Architecture Special Issue on Network on Chip"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"9","first-page":"19","article-title":"A design methodology for NoC based systems","author":"soinen","year":"2003","journal-title":"Networks on Chip"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"}],"event":{"name":"2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.","location":"Tel Aviv, Israel"},"container-title":["Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9627\/30421\/01399722.pdf?arnumber=1399722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,8]],"date-time":"2019-02-08T00:08:25Z","timestamp":1549584505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1399722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/icecs.2004.1399722","relation":{},"subject":[]}}